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FOREWORD
This is the second edition of the Microelectronic Device Data Handbook,
prepared under National Aeronautics and Space Administration Contract NASW 1250.
It supersedes the first edition, NASA Parts Publication NPC 275-1, published in
March 1964.
The ~irst six chapters of this handbook contain~general information on
reliability, manufacturing processes, packaging, specifications, design, and
testing. The last ch~Pter presents detailed data on manufacturers and on the
performance characteristics of integrated circuits available from stock., '
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Acknowledgement is made of the excellent cooperation of microelectronic-
device manufacturers, who responded generously to all requests for information.
A number of publishers kindly permitted the use of their published material
in this handbook. Certain sections of Chapter Two are taken almost entirely from
previously published papers and articles, as follows:
Section 2.1.10, "Linear Amplifier CheCklist," is from D. C. Bailey,
"Converting Amplifiers to Integrated Circuit Format," EEE, February 1964,
Mactier Publishing Corporation, New York.
Table 2-5, "Blackbox CheCklist," is from D. C. Bailey, "Blackboxing Your
Linear Integrated Circuit," Electronic Design, 22 June 1964, Hayden
Publishing Company, Inc., New York, New York.
Section 2.1.11.6, "Digital CirCUit," is from L. B. Valdes, "Case History:
Integrating a NOR Circuit," Electronic Design, 2 March 1964, Hayden
Publishing Company, Inc., New York, New York.
Sections 2.2.5, "Drain Current," 2.2.6, "Pinch-off," and 2.2.13, "Switching
Times," are from C. T. Sah, "Characteristics of the Metal-Oxide Semicon-
ductor Transistors," Transactions of the IEEE, July 1964, Institute of
Electrical and Electronics Engineers, New York, New York.
Section 2.2.10, "Equivalent Circuit of the MOS," is from D. M. Griswold,
"Understanding and Using the MOSFET," Electronics, 4 October 1964, McGraw-
Hill, Inc., New York, New York.
Section 2.2.15, "MOS Digital Circuits," is from R. D. Lohman, "Application
of MOS FET's in Microelectronics," Semiconductor Products and Solid State
Technology, March 1966, Cowan PubliShing Corporation, Port Washington,
New York.
The Defense Systems Division, UNIVAC Division of Sperry Rand Corporation
provided all of the photographs and much of the text of Chapter Six.
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INTRODUCTION
ONE
This handbook is intended as a quick-reference document for use by NASA
design engineers, technicians, and parts specialists, and by NASA's contractors.
The text material in the handbook is addressed to those with little or no
experience in microelectronics. It is intended to provide general guidance for
employing the technology. Solutions to the specific problems of equipment design
engineers must be considered in the context of the cost, schedule, environmental,
and other constraints of a particular application and are therefore beyond the
scope of this handbook. The handbook does provide general information that will
be of substantial assistance in the solution of specific problems.
The balance of this introduction is a summary of the microelectronics
technology; its purpose is to provide the general reader, particularly management
personnel, with a capsule sketch of the problems, advantages, and limitations
of the technology.
1.1 Physical Description of Microelectronic Devices
The physical characteristics of microelectronic devices are striking, but
it must be kept in mind that equipments utilizing them cannot yet take full
advantage of these characteristics. For example, a typical integrated circuit
comprising four transistors, six diodes, and ten resistors can be produced in a
silicon chip with a volume of 0.00007 cubic inch. However, present device
packaging techniques will increase the volume to at least 0.001 cubic inch,
exclusive of leads. Assembling the integrated circuit into an equipment requires
.'
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volume~ so:that the system may average 0.01 cubic inch per package.
still qUite small, of course, in comparison with a conventional transis-
circuit of approximately 1/2-cubic-inch.
The volume of thin-film and multichip circuits is usually greater than that
of the integrated circuit. The multichip circuits are usually put into a
modified TO-5 transistor case with a volume of approximately 0.016 cubic inch,
excluding leads. Typical thin-film circuits range from this same volume upward
to about 0.1 cubic inch, the larger volumes usually being used for the more
difficult linear circuitry. The microelectronic circuits, then, occupy a volume
1/5 to 1/50 that of conventional circuits when assembled into equipments.
The weight of the smallest integrated-circuit package in general use is
approximately 0.1 gram (0.00022 pounds). Again, the assembled equipment averages
a much higher weight -- an estimated 1 gram per unit -- than is obtained by
adding the weights of the integrated-circuit packages. As with volume, the weight
of multichip and thin-film microcircuits is greater than that of the integrated
circuit, and microelectronic circuits weigh 1/5 to 1/50 as much as conventional
circuits when connected into equipments.
The estimates given above are quite rough and are valid only for comparisons
at the circuit level. A given equipment's volume or weight may be changed
drastically or only slightly with microelectronics conversion, depending mainly
on the weight and volume of the parts that are not converted. Further, there is
a strong trend to increase the functional complexity of the integrated circuit;
increased compleXity can often be achieved without materially increasing overall
package weight or volume. The present practical limit to integrated-circuit
complexity is approximately 100 elements per substrate. This amounts to a three-
fold increase over the past three years. Newer substrates can be placed in the
same package used for the less complex earlier substrates. Additional increases
in integrated-circuit packaging efficiency can be expected.
A brief discussion of integrated-circuit power consumption is appropriate
here. It is often mistakenly believed that an integrated circuit consumes much
less power than an equivalent conventional circuit. While microelectronic
equipments are often designed to consume considerably less power than the
conventional version, this reduction cannot be attributed to an inherent power
efficiency in the individual microelectronic circuits. Any power-speed combina-
tion available today in a microelectronic circuit can also be achieved with
conventional components. The sharp reductions in power that often accompany
conversion of an equipment to microelectronic form are due to changes in design:
Many conventional equipments were designed without severe power restrictions;
thus there is considerable room for reduction.
....
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There is a reduction in lead lengths and mechanical joints in the integrated
circuit, and a corresponding reduction in power loss. This power difference is
negligible in most cases at present, but as the power levels continue to decrease,
it will become more significant. If "nanowatt" circuits become available, the
microelectronic circuit will indeed be significantly more efficient than conven-
tional circuitry.
1.2 Performance Characteristics
The integrated-circuit technology has concentrated on digital circuitry
because such circuitry does not require passive elements with tight tolerances
and broad ranges of values in integrated-circuit form, and because there is
usually a high degree of repetition of the same circuit in each digital equipment.
All digital functions required in modern systems are currently available in
integrated-circuit form.
More than 1300 items are available off-the-shelf from inventory, although
many of these circuits overlap in function. This is not to say, however, that
such circuits are, interchangeable; most of the major manufacturers have developed
their own compatible circuit family to provide most of the required digital
functions. Mixing items from different families is generally not feasible; thus,
in working from the standard inventory, a designer must initially choose the
logic scheme and characteristics that best suit his needs and then design his
system around a single family of circuits.
Special requirements, not covered by the stock packages, can be met by
custom-connecting (metalizing) the elements of standard matrix wafers, which are
maintained in inventory for this purpose by some manufacturers. To fill even
more exacting needs, fully custom circuits can be made by all manufacturers.
Although the monolithic structures are especially appropriate for digital
circuitry, some multichip, hybrid, and mixed-monolithic* circuits are used --
generally for the extremes of the operating frequency range.
More than 80% of the off-the-shelf monolithic gate circuits operate in the
2-50-mW range, with the lower-power circuits having longer propagation delay
times. Propagation delays for 85% of the stock digital circuits are below
50 nsec, a number of them being less than 5 nsec.
The appropriateness of digital circuitry for the integrated circuit resulted
in its receiving almost the full attention of manufacturers for a number of
years. While an unsatisfied demand for digital circuits continued, other appli-
cations were neglected. Recently, however, the early pioneering nature of the
* An integrated circuit With p~ssive elements deposited on top of the
passivation layer.
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digital market, with the rush to establish positions therein, has leveled off
somewhat, allowing effort to be directed into other areas -- notably linear
circuits.
Factors that inhibit the penetration of integrated circuitry into the
linear-circuit field* include the following:
(1) Low repetition of types in a given equipment
(2) Fewer opportunities to standardize
(3) Size of equipment (there is only a minor opportunity to reduce size
because of constraints of front ends, power stages, and power supplies)
(4) Low manufacturing volume, difficult process control
(5) Poor reliability
(6) Meager reliability data
(7) Very high cost
However, significant progress has been made in the application of microelectronics
to analog functions.
Factors similar to those which led to the adoption of the digital functions
for initial integrated-circuit development resulted in appearance of the
differential amplifier as the first major linear function in integrated-circuit
form. The reliance of this function on proportionate differences between circuit
elements, rather than on absolute values, recommended it for integrated-circuit
development. Adjacent regional elements on a silicon wafer exhibit inherent
close proportionate tolerances and track exceptionally well with temperature
variations. Approximately one-half of al~ off-the-shelf linear circuits are
differential amplifiers, with 3-db bandwidths as high as 40 MHz. Westinghouse
reports a gain of 1000 for a 48-KHz differential amplifier, while a gain of
50 is average for various manufacturers' circuits listed for operating frequencies
in the megacycle range.
Circuits for performing other linear functions are now becoming available
slowly -- some as integrated circuits, some as hybrid blocks. Operational
amplifiers, video amplifiers, rf-if amplifiers, pre-amplifiers, servo amplifiers,
and a number of miscellaneous and general-purpose amplifiers have been introduced.
Bandwidth capabilities run up to 70 MHz, voltage gain figures range from less
than 10 to 500, and power gains go as high as 51 db. Servo amplifiers are
available from Norden with signal-power outputs of 8 watts.
* Dr. Robert E. Samuelson, Proceedings of ''the NSIA/AFSC Conference, "Applications
of Microelectronic Technology", December 8-9, 1965, Washington, D. C.
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The offerings in the linear functions, however, are by no means as complete
as those in the digital area. Approximately 100 circuits are available as
stock items, as against the 1300 for digital packages. This proportion is
heavily out of balance with the potential utilization in the two areas -- partly,
of course, because of the later start made on linear functions. However, it
must be borne in mind that one of the factors that made the digital system so
attractive to manufacturers of integrated circuits was its unitized design
based on the repetitious use of a few basic circuit forms. An equivalent
advantageous design situation does not exist to any such degree in the linear
market, so that there is a constraint against the establishment of a stock
inventory and a tendency to rely more on the custom approach.
One method of increasing the degree of repetition of circuits is to employ
mUltifunction circuitry, which involves the use of a single integrated-circuit
chip to perform different electronic functions, the specific function required
being selected by proper lead arrangement. Although multifunction circuits have
been used in digital circuitry (a multiple gate chip that by proper lead
arrangements can be made to perform the flip-flop function, for example), little
effort has been made to develop multifunction circuits that can be used in
linear or both digital and linear applications. Clearly, the degree of repetition
of circuits Within an equipment is increased if multifunction circuits are
available. Significant logistic economies are also possible with such circuitry
available. Work now being conducted by the Naval Applied Science Laboratory
is expected to result in widespread use of multifunction circuit-design concepts.
The concerted effort now being made to design linear circuits in integrated-
circuit form, and the developments in technology to improve element isolation
and tolerances, should eventually result in an extensive linear capability.
1.3 Reliability
For military and space applications, the single most important characteristic
of the integrated circuit is its extremely high reliability potential. The early
prediction of some manufacturers that the reliability of the integrated circuit
would approach that of a single transistor produced by the same basic processes
appears to be quite accurate.
To verify the soundness of the prediction, it is worthwhile to examine the
factors that determine the reliability of silicon planar transistors. A given
group of transistors contains two separate populations, one comprising items
with serious defects and the other comprising items with minor defects. The
items with minor defects have, for all practical purposes, an infinite life;
their reliability approaches unity. The items with serious defects have a very
short life; their reliability, for practical purposes, is zero. Fortunately,
'~1
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most serious defects can be detected with visual, environmental, and operating
tests. The average reliability of a group of transistors, then, is determined
by the frequency and types of defects that have been introduced during manufac-
ture and the adequacy of testing performed to reject defective units.
The integrated circuit is manufactured of the same materials and virtually
the same processes as those used for certain transistors. Excluding electrical
connections, the integrated circuit is as vulnerable as the transistor to the
introduction of defects. The integrated circuit requires more leads than a
single transistor, and these additional leads increase the probability of
introducing a defect during the lead-attachment operation. Therefore, the reli-
ability of the integrated circuit can only approach that of a transistor -- the
exact reliability being determined by how many defects are introduced during
the bonding operation and how well these defects can be detected.* If defects
are rarely introduced during bonding or can be detected and rejected, the
integrated circuit's reliability can come qUite close to that of the transistor.
This appears to be the present case for some manufacturers' products, since at
least one large sample of integrated circuits has exhibited a failure rate of
less than 0.0018% per thousand hours with 90% confidence;** this figure is
competitive with published figures for silicon planar transistors.
This discussion does not consider crystalline defects, which would be
expected to occur more frequently in the large circuit crystals than in the
small crystals of single transistors. While these defects will influence the
manufacturers' yield, they will have little or no effect on reliability because
basically they influence only the electrical performance and do not vary with
time.
The integrated circuit, then, is no more reliable than its most unreliable
elements. However, excluding interconnections, all the elements in an integrated
circuit combined have the same susceptibility to the introduction of defects
as a single transistor manufactured with the same processes, and the total
reliability of the resultant products is determined by the ability to detect and
remove the defective items. The available information on integrated-circuit
reliability indicates that most defective items are being detected and rejected
by the manufacturers.
* This discussion assumes that all defects that can be detected in a single
transistor can also be detected in an integrated circuit.
**"The Application of Failure Analysis in Procuring and Screening of Integrated
Circuits", by L.D. Hanley, et. al., MIT Instrumentation Laboratory,
October 1965. . . '.,
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Integrated-circuit reliability data are summarized in Section 6.4. As might
be expected, these data show a wide range in failure rates (almost three orders
of magnitude) for different samples and different operating conditions.
These data also show that as the accumulated hours increase, the estimated
failure rates decrease, with minor exceptions. This trend supports (but does not
prove) one of the points mentioned earlier: The integrated circuit has no inherent
wear-out mechanism, and once the damaged and poorly made devices have failed, the
remaining devices in the sample will continue to operate indefinitely. Naturally,
as more and more test time is accumulated on the sample without additional failures,
the estimated failure rate decreases.
The assumption ordinarily used for reliability prediction -- that a constant
failure rate greater than zero applies -- should not be used for semiconductor
devices unless a crude estimate is desired (a crude estimate is frequently all
that is required). The failure rates of semiconductor devices normally decrease
rapidly with time for the first few hundred hours and become constant only when
the rate approaches zero. The term mean time between failures (MTBF) therefore
has little meaning for semiconductor devices or equipments comprising these devices.
The time rate of change of the fractional defective devices in a given group of
devices would be much more meaningful as a measure of the reliability of the group.
For equipments, times to first, second, third, (etc.) failures would also
be a more meaningful measure of reliability than MTBF since they would indicate
how rapidly the device failure rate, and therefore the equipment failure rate, is
decreasing. Since the large majority of defective semiconductor devices are
identified during environmental tests or in the first few hundred hours of opera-
tion, proper screening at the device level will reduce the failure rate to an
extremely low level, approaching zero. The time to first failure of an equipment
that uses only these devices, then, will be extremely long (approaching infinity)
provided the devices are not damaged during assembly into the equipment and are
not subjected to excessive stresses while operating in the equipment. Equipment
testing, then, could logically be reduced to the determination of whether any
devices have been improperly assembled or whether any devices are being over-
stressed. There is no time base for this testing; the time it takes to determine
the existence of damaged or overstressed devices may be very short or very long,
and this time is not a direct factor in determining the equipment's reliability.
It is emphasized that even highly reliable semiconductor devices may exhibit
slight changes in their performance characteristics at any time. This slight
instability may be negligible in many cases but can result in equipment malfunctions
if not taken into account during equipment design. In other words, an equipment
can be so poorly designed that even using highly reliable devices that have not
been damaged or overstressed will not prevent frequent malfunction. Therefore,
13
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a careful design analysis should be performed to determine the effects of
device-parameter tolerances and variations on the equipment performance. As the
frequency of failures due to severe degradation of device characteristics decreases,
such an analysis becomes increasingly important for the improvement of system
reliabil1 ty.
The design analysis ordinarily used for electronic circuits or equipments,
the "worst case" analysis, has serious drawbacks. While this analysis is easily
performed, it is adequate only where the analysis shows that there are no problems
and thus no action needed. Where the worst-case analysis shows that malfunctions
can occur and some action may be required, the approach is weak because it gives
no indication of the probability of a malfunction. A great deal of effort is often
expended in redesigning a circuit or equipment so that it can tolerate the worst-
case combination when the probability of the worst case's actually occurring is
so remote that no redesign effort is justified. Conversely, engineers often
incorrectly assume that the probability of the worst case is too small for concern.
A design-analysis method that includes probabilities of occurrences of various
combinations of events is needed.
The required design analysis technique must utilize the probability distri-
butions of the various device characteristics involved. Several such techniques
for analyzing individual circuits on high-speed computers have been developed
in the past few years. However, these techniques have not been widely accepted
or used, mainly because of the difficulties in programming specific circuits for
analysis. These techniques are being rapidly improved, and a limited amount of
work is being done to expand their capability to include large combinations of
circuit functions. An easily applied technique that will provide the necessary
probability information even for large systems is expected to become available
in the next few years.
After a comprehensive design analysis has been performed and corrective action
taken where necessary, the resulting equipments must be tested for improperly
assembled devices and excessive device stresses. This is a large-scale under-
taking but not an impossible one. The major difficulty arises from the fact that,
ideally, each and every device should be investigated. The first step is to break
down the improper-assembly and overstress categories into subcategories.
Improper assembly includes incorrect wiring, damaged devices, and devices
that have not been properly mounted for thermal and mechanical protection.
Incorrect wiring can usually be located quickly with functional tests at the
module or equipment level. The use of redundancy is a complicating factor, but
this is not a new problem.
14
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Damaged devi~es are not so easily detected -- except those which are so
severely damaged that they also exhibit themselves immediately in a functional
or environmental test. However, the time to failure of any damaged device is
completely unpredictable and cannot be determined before the failure occurs.
A time-based acceptance plan to detect these failures is of little practical
value since the number of failures that occur in any given time interval has
no known relationship to the number that will occur in any other time interval.
The improper-mounting problems can be a result of poor design or poor
assembly and are often detected during environmental tests such as shock, Vibration,
and temperature cycling. These mounting problems include improper heat-sinking,
poor interconnections (cold-solder joints, etc.), mounts that allow excessive
movement of parts under shock or vibration, excessive lead lengths that can cause
shorts, and careless workmanship that leaves solder, weld splash, and foreign
material in the equipment. Here, again, time-based operational testing is unlikely
to provide much useful information. The only improper mount that might reasonably
be expected to show up under extended operational testing is improper heat-sinking,
and this should be detected during the testing for overstress conditions.
The problem of detecting thermally or electrically overstressed devices is
a difficult one. Thermal overstress, in this discussion, is assumed to be electri-
cally generated but at voltage levels that do not cause instantaneous breakdowns.
With the exception of transients, the design analyses mentioned earlier will
reveal excessive power and voltage conditions for a given device and heat-sink
combination. Unfortunately, voltage transients, both internally and externally
generated, constitute one of the most serious problems in semiconductor equipments
now in use. The problem of transient elimination and protection must be given
serious attention in both equipment design and testing or the reliability potential
of microelectronics may be seriously diluted.
Testing for excessive thermal stresses in equipments has been quite crude,
consisting mainly of attaching thermocouples at various points in the equipment
for measuring temperature. Recent advances in infrared scanning techniques give
rise to the hope that an economical method for rapidly measuring the temperature
of large arrays of miniature devices may become available in the near future.
The infrared technique is expected at least to indicate whether any device pack-
age in a planar array of devices is abnormally hot.
The value of time-based testing for detecting excessive electrical or thermal
stresses is essentially the same as the value of accelerated testing, with the
additional complication that the exact extent of the overstress is not known.
Historically, accelerated testing of,)lectronic devices by means of excessive
stresses has failed even when the exact degree of stress was known. There is
little reason to expect time~based reliability testing at the equipment level to
.., 15
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have any value insofar as excessive electrical or thermal stresses are concerned.
This does not mean that failures due to overstress will not occur during extended
operational life-testing at the equipment level. The reverse is true, but the
occurrence of such failures tells nothing about the probability of re-occurrence
without additional information.
It appears, then, that the reliability of microelectronic equipments cannot
be accurately determined with time-based reliability acceptance test plans such
as the AGREE method. Emphasis must be shifted to procurement of high-reliability
devices, careful design verification, production quality control, and environmental
testing. These can be summarized as design verification and testing for damaged
or overstressed devices.
What reliability improvement at the equipment level can be expected with
microelectronics? For only that portion of the equipment which utilizes the
integrated circuit, the reliability can approach unity. The reliability can also
approach zero, depending on how carefully the equipment is designed and produced.
Several of the reliability data samples shown in Section 6.4, are from systems,
indicating that some very-high-reliability systems are currently being produced.
As was the case for weight and volume, the reliability of a given equipment
may be controlled by non-microelectronic items. This is particularly true of those
equipments which must provide large amounts of output power. Comparisons between
microelectronic and conventional weight and volume on a functional-circuit basis
were made earlier in this chapter. These are admittedly gross but still more
accurate than reliability comparisons. Essentially, the very high reliability
potential of an integrated circuit can be realized or degraded to zero depending
on the care with which it is procured, handled, and applied. Equipment producers'
quality control and design techniques are now capable of yielding complex micro-
electronic equipments with mean-times-between-failures of thousands of hours.
1.4 Cost
As shown in Figure 1-1, the price of the integrated circuit has been
steadily decreasing for some time and now is competitive with that of conventional
circuitry -- in the sense that the integrated circuit can be procured for no more
than is required to procure, assemble, and test a group of conventional components
that will perform the same electronic function. The current prices of the inte-
grated circuit are still far higher than the potential prices based on circuit
functions provided.
Most of the cost of an integrated circuit is incurred in the packaging of
the crystal. This packaging cost remains essentially constant for a considerable
range of circuit complexity. The cost per circuit function is expected to drop
well below that of conventional circuitry in the next few years as the capability
for increasing complexity (with. constant .Yield) improves .
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FIGURE 1-1
AVERAGE UNIT PRICES OF
INTEGRATED CIRCUITS vs. TIME
Savings resulting from the wide-
spread use of microelectronics will
begin at the device-procurement stage
but will be far more significant after
the equipments are placed in operation.
Both maintenance and logistics costs
can be drastically reduced even with-
out standardizing circuit performance
characteristics. These reduced costs
for maintenance and logistics result
directly from the increased reliability.
With fewer failures occurring in
equipments, the number of maintenance
actions required is obviously reduced.
The maintenance costs are reduced
correspondingly provided the maintain-
ability remains constant. Actually,
the maintainability can be increased
with microelectronics as the cost per
circuit function decreases because the
throw-away complexity level can be
raised without a corresponding in-
crease in throw-away cost.
For logistic support, the very high reliability of microelectronics makes
new and more economical approaches possible. One of these approaches, logistic
self-support,* is based on the assumption that sufficient spares can be carried
with the equipment to support maintenance throughout the expected life of the
equipment at a lower cost than that of supplying spares through currently used
logistics channels. This approach eliminates the cost of the paperwork necessary
to enter and maintain an item in logistics channels; it also reduces the actual
number of spares required to support the equipment.
1.5 Current Physical Limitations
It was pointed out earlier that the cost per function decreases and the
reliability increases when more and more functions are included in the integrated-
circuit chip. The obvious conclusion, then, is to put a complete system in the
*For a detailed discussion of this approach see "Factors Affecting the Early
Exploitation of Integrated Circuitry", Interim Technical Documentary Report
ASD-TRD-7-998-4, Volume 4, 1 July 1963.
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chip and reap maximum benefits in terms of reliability and cost (weight and volume
would also be minimized). Unfortunately, current technology does not permit this.
There are severe limitations on the functional capability as well as physical
limitations on the complexity achievable with current integrated-circuit tech-
nology.
One of the major limitations on complexity is the single-level intracon-
nection** technique now in use. The inability to make crossovers in the conductor
pattern not only limits the total complexity achievable but also places severe
restrictions on element layout which adversely affect the functional capability.
The precise limit on complexity imposed by single-level intraconnections is not
known but appears to be the equivalent of approximately ten simple gates. At any
rate, complex circuits now available are approaching the limit, and a technique
for at least double-level intraconnections is required for further increases in
complexity. It is hoped that a multi-level technique will be developed to remove
intraconnections as a practical limit on complexity.
Another physical problem is the electrical isolation of elements in the chip.
The generally used p-n-junction method of isolation restricts the frequency capa-
bilities of integrated circuits. The restriction becomes more severe as elements
are crowded closer together, and it eventually limits the element density for
useful frequencies.
Some experts have stated that a flexible, computer-controlled intraconnection
technique that would permit the connection of only good elements into complex
circuits is necessary for achieving practical yields for extremely complex circuits.
While such a technique would no doubt be useful, the actual effect on yield is
not as predictable as one might think. For example, if most of the defective
elements are concentrated in certain areas on the slice (as is frequently the
case), yield will be approximately the same whether a fixed or flexible intra-
connection technique is used. (It is assumed that several circuits are possible
from the slice; if only one or two circuits are possible, yield might vary signi-
ficantly.) Also, the constraints imposed by the technique used for separating
the slice into individual chips (dicing) must be considered.
The approach of testing all elements and connecting only acceptable ones
into circuits is, in effect, an application of the standby-redundancy concept.
Through the application of active-redundancy concepts, both the yield and long-
term reliability of circuits could be increased and the current fixed-mask tech-
nique could be employed for intraconnections.
**Intraconnections are defined as the corinections between the elements in a
single chip, e.g., the alumin~ conductor pattern alloyed into the chip surface •
. I';
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While the flexible-intraconnection technique's utility for increasing yield
is not certain, its value for implementing custom large-scale digital functions
is unquestioned. Many system designers feel that there is little use for standard
digital functions above the complexity of multiple gates. The lack of replications
of large-scale digital functions makes the manufacture of such items unattractive
at the present time. A flexible intraconnection technique would permit large-
scale functions to be economically produced on a custom, small-volume scale.
1.6 Future Microelectronic Developments
A common reaction to the first encounter with an integrated circuit
(properly magnified) is "the whole production process must be completely auto-
mated". This is not the case, however; a major portion of integrated-circuit
manufacturing is performed by highly skilled personnel.
If the manufacturing steps are broken into two major groupings, those
involving the complete wafer and those involving separate chips, it is seen that
the first group relies heavily on automation and the second group relies heaVily
on human labor.
The major role of people in the wafer-processing steps is in the operation
of automatic equipments, loading and unloading these equipments, and transporting
groups of wafers from place to place. Little increase in automation is expected
in this area.
Manufacturing steps that involve device assembly offer promise for automation
(device testing is already highly automated in most production plants). The
chip-mounting and lead-attachment steps are particularly inviting for automation
since they are almost completely dependent on human skill, with the accompanying
cost and reliability penalties. Further, errors at these points are very difficult
to detect (there is no practical technique available for the nondestructive testing
of minute connections and joints). The "flip-chip" technique, in which the chip
is turned face downward and the metalized contact areas are joined to similar areas
preformed on a substrate, or some variation of it, may provide the solution to the
mounting and lead-attachment problems.
In addition to manufacturing steps, major areas of concern in the automation
of integrated-circuit production are the production tooling (particularly the
diffusion and intraconnection masks) and circuit design.
The electronic design of current integrated circuits is much more constrained
by the topological layout of the circuit elements than are conventional circuits.
The coupling problems are more severe (because of the p-n junction method of
isolation), and only a single level of intraconnections is utilized. As the cir-
cuits become more complex, th~ number of variables that must be considered becomes
19
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enormous. Considerable effort has therefore been expended on development of
computer techniques to assist the designer in handling these variables. These
efforts are expected to yield valuable results in the next few years.
The utility of a flexible intraconnection technique was mentioned earlier.
According to E. A. Sack*, the use of a machine-controlled light beam or electron
beam to create a tailored intraconnect pattern appears to offer great flexibility.
It requires little extrapolation of present technology to envision a machine that
scans the integrated-circuit wafer to identify functional gates**; accepts
instructions for the interconnection of these gates into a given digital function;
decides on an optimum topology against criteria of speed, minimum area, etc.;t
and delineates the interconnection pattern on the wafer. Parts of this machine
are now under development in a number of laboratories, and the ultimate employment
of such apparatus in one form or another seems to be only a matter of time.
Similar computer-controlled apparatus could be used in the diffusion-masking
steps to reduce the time necessary for development of new and custom circuits.
Extension of this apparatus to include the selection of diffusion variables and
element layout and, finally, to control the actual diffusion processes is not
beyond the realm of current technology.
Computers are expected to playa major role in future integrated circuitry,
aside from their obvious role as major consumers of these circuits. The use of
computers in extensive design analysis of electronic circuits has become more
and more common in the last few years. Variations of these analysis techniques
are frequently used to "optimize" designs, at least from the viewpoint of
performance and, occasionally, reliability. These techniques will be increasingly
applied to integrated circuits and -- if performance and reliability variables
are included, along with manufacturing yield (and thereby initial circuit cost) --
will permit optimal designs to be achieved economically.
1.7 Summary
This chapter has painted a bright picture for the future of microelectronics.
Microelectronic circuits, particuarly integrated circuits, appear to be superior
to equivalent conventional circuits in several respects. However, a note of
caution is in order. Early in its life the transistor was acclaimed as the
solution to virtually all problems then plaguing electronic systems. Most of
these problems still exis"t.
*Microelectronics and Large Systems, Spartan Books, 1965.
**T. E. Everhart, O. C. Wells, and R. K. Matta, "Evaluation of Passivated
Integrated Circuits Using the Scanning Electron Microscope." J. Electrochem.
Soc. Vol. 3, No.8, (August 1964), pp. 929~936.
t I. M. Mackintosh, "Programmed Interconne'ctions - A Release from Tyranny,"
Proc. IEEE, Vol. 52, No. 12 (December 1964).
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As was the case with the transistor, the integrated circuit is a long step
forward in reliability potential. However, the potential of the transistor has
not been fUlly exploited, and carelessness in the procurement or application of
the integrated circuit can result in the same deficiency. Reliable devices,
whether piece parts or complex circuits, do not guarantee reliable equipments or
systems.
The major aspects of microelectronics are summarized as follows:
(1) On a functional-circuit basis, microelectronic circuits can be assembled
into equipments at 1/5 to 1/50 the volume and weight of transistorized
conventional circuits.
(2) The performance capability of microelectronics is still limited, and a
given equipment or system may therefore remain essentially unchanged
in size, reliability, etc., if converted to microelectronics.
(3) The constant-failure-rate assumption normally made for reliability
calculations is incorrect for microelectronic devices. The failure
rate for these devices decreases rapidly with time, becoming
asymptotic to zero.
(4) A failure rate of 0.0018% per 1000 hours with 90% confidence has been
confirmed for one large sample of digital integrated circuits.
(5) Equipment-reliability acceptance-test procedures based on extended
operational life-testing are impractical for high-reliability micro-
electronic equipments.
(6) The cost of digital integrated circuits is competitive with that of
conventaonal component circuits and can be expected to drop well below
conventional-circuit cost as the complexity within a single package
increases.
(7) The total cost of microelectronic equipments can be well below
conventional equipments provided a large portion of the reliability
potential is aChieved. These cost savings will accrue from reduced
maintenance and logistic costs; testing, production, or design costs
may also be lower on specific equipments.
(8) The design freedom of equipment designers has been increased by
microelectronics, and many new approaches to performing electronic
functions will be developed.
(9) The small size and weight, high reliability, and low cost per function
of integrated circuits provide the means for practical implementation
of redundancy concepts.
21
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BASIC PROCESSES AND DESIGN CONSIDERATIONS
TWO
2.1 Bipolar Transistor Devices
Some of the basic processes and techniques that are important in integrated-
circuit fabrication are discussed in this chapter to provide the reader a basic
understanding of how these factors constrain circuit design. Section 2.1 is
a discussion of integrated circuits that use bipolar transistor devices. Section
2.2 covers metal-oxide-semiconductor (MOS) field-effect devices.
2.1.1 Preparation of Semiconductor Materials
The rapid advances in semiconductor-device technology over the past fifteen
years would not have been possible except for the impressive progress made in
the purification and preparation of semiconductor materials. Near-perfect crystals
of virtually absolute purity are needed if consistent, high-quality devices are
to be made. The impurity level must be controlled to less than one impurity atom
per million -- at times, to less than one atom per billion. This level is not
detectable chemically or spectroscopically. Its measurement depends entirely on
electrical conductivity. The expression for conductivity is:
(2-1)
where
~p mobility of holes
mobility of electrons
".:.". .::, 22
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p number of holes per cubic centimeter
n number of electrons per cubic centimeter
q electron charge at or near room temperature
For an intrinsic semiconductor n or p can be assumed equal to the donor or
acceptor impurity density, respectively. When n is very much greater than p,
the semiconductor is n type (electrons are the majority carriers)j also, generally,
n is much greater than ni (the intrinsic free-electron density), so that ni can
be ignored when the concentration of donor impurity is being determined.
2.1.2 Measuring Conductivity
Wafer
FIGURE 2-1
THE HEATED-PROBE CHECK
The heated-probe check can be
set up with a microammeter instead of
a galvanometer. When current is indi-
cated on the microammeter with the hot
probe connected to the negative terminal
of the meter, the wafer is p-type.
When the hot probe is connected to the
positive side of the microammeter and
current is indicated on the meter, the
sample is n-type. These indications
occur because the majority carriers diffuse in the direction of the negative
temperature gradient. The majority carriers are electrons in the n-type material
and holes in the p-type material. In an n-type semiconductor, the majority-
carrier electrons diffuse away from the hot probej thus they cause it to become
positive with respect to th~. colder probe.
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The heated-probe check is a convenient method for determining the polarity
of the charge carrier, that is, to determine whether the semiconductor wafer
is n-type or p-type. A galvanometer is connected to the semiconductor wafer by
means of two probes that are conveniently placed on the wafer. One of the probes
is at room temperature, and the other probe is attached to a heated soldering
iron, as shown in Figure 2-1. With the hot probe connected to the negative
side of the galvanometer, the needle
of the galvanometer registers a nega-
tive reading for the n-type material
and a positive reading for the p-type
material.
A-C Line for
Soldering Iron
SOlderi~
Iron
\
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A commonly used technique
technique shown in Figure 2-2.
W
S S S
for measuring conductivity is the 4-point probe
Four equally spaced probes are aligned on the
semiconductor wafer. For th~ arrange-
ment illustrated the resistivity is
given by
P = t 27f SF (~) (2 -2)
where F (~) is a geometrical correction
factor that corrects for alteration
of current-flow lines through the
sample for special boundary conditions
such as a finite sample thickness W.
(2-3)
where V is in volts, I in amperes,
H in Gauss, and W in centimeters, and
R is the Hall constant given by
V-r--.....,~I
FIGURE 2-2
ARRANGEMENT FOR FOUR-POINT
PROBE MEASUREMENT
Another method for measuring
conductivity type and carrier concen-
tration employs the Hall effect. When
a sample piece of semiconductor .is placed in a magnetic field and a current is
made to flow perpendicular to the field, a voltage is produced across the sample
along an axis perpendicular to both the magnetic field and the direction of
current flow, as shown in Figure 2-3. The magnitude and direction of this voltage
can be used to determine the concentra-
tion and sign of the current carriers
in the semiconductor sample. For a
sample of Width, W, the Hall voltage
is given by
The expression for sheet resistivity
is developed as follows:
FIGURE 2-3
HALL EFFECT
R :::: 3g- (2-4 )
The resistance of the conductor
illustrated in Figure 2-4 is
resistivity of the diffused
conductor
length of the diffused conductor
thickness of the diffused
conductor
width of the diffused conductor
(2-5)tR = P tw ohms
w
t
t
'": where
p
P
FIGURE 2-4
PARAMETERS FOR DETERMINING
SHEET RESISTIVITY
" ..
t
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The sheet resistivity is defined as
Ps = pit (2-6 )
This is valid when the depth of the conductor is small (a few microns) and it is
relatively constant, as is the case for most diffused resistors. Substituting
P
s
for pit in the above equation for resistance gives
(2-7)
or
R = P Ks
(2-8 )
where
K £;W
The term K is referred to as the length-to-width ratio and is important in
specifying resistor values. If P
s
is known, the resistance of any resistor is
determined simply by specifying the £;W ratio.
As an example, consider a system which requires a 5K-ohm resistor using a
sheet resistivity of 50 ohms/sq.
Since Rand Ps are given, it is only necessary to solve for K:
K = £; = Ri - 5K - 50~¢ - 100W Ps - ~ - 5 - (2-9)
The resistance is determined by £;W = 100. There are an infinite number of
solutions, and the actual choice of dimensions will depend on other factors such
as required surface area for power dissipation, or distributed capacitance.
2. 1. 3 Alloying
In an npn transistor, three regions alternate in the conductivity type.
In an alloy transistor the starting material is p-type, and an n-conductivity
layer has to be realized on either side of the wafer, as shown in Figure 2-5.
Solidified Alloying Material
Solidified Alloying Material
....- (Gold or Aluminum)
Starting
Wafer
ThicknessBase
Collector Contact
2Wo
- -,---
Collector Alloying
Depth
Emitter Alloying
Depth
Emitter Contact
FIGURE 2-5
ALLOY TRANSISTOR
tS"
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These regions are formed by placing spheres or discs of doping material on
opposite sides of a prepared wafer, and heating to allow the dope to melt and
dissolve part-way into the wafer. As the molten alloy is carefully cooled,
dissolved germanium recrystallizes at the liquid-solid interface of the wafer,
which acts as a single-crystal seed. The temperatures at which these processes
are carried out vary from 700° to 900°C depending on the alloying material used.
Attempts to reduce the dimensions of alloy transistors for high-frequency
applications led to the introduction of electrochemical etching and plating
techniques, which made possible the development of interface-barrier transistors.
In this device, very close emitter-collector spacings are possible. It is neces-
sary to start with a thin wafer of semiconductor and then etch it still further
by subjecting it 'to two coaxial jets of etching solution. When the thickness
of the central web has been reduced to about 0.2 mil, metal contacts are electro-
plated into the same points, with the same jets being used as electrolyte vehicles.
2.1.4 Diffusion
By diffusing donor and acceptor impurities into semiconductor materials, it
is possible to fabricate p-n junction devices that have superior electrical
characteristics. The diffusion process has many distinct advantages over other
fabrication processes, particularly if silicon is the material used. It is the
basic process and in most cases the only process in which superior transistor
characteristics can be realized. Junction depths and impurity concentration of
the layers can be controlled more precisely than in alloyed structures. An
important consequence of the diffusion is the realization of an accelerating
or drift field in the base of a transistor. The mathematical relationships for
impurity concentration are developed below.
Fickls law of diffusion can be written as
(2-10)
t
c
x
(which is a form of Fourier's law of heat conduction)
where
D ~ the diffusion constant
space coordinate (referenced to crystal surface)
time in seconds
Impurity concentration density atoms/cm3
Equation 2-10 can be written as
(2-11)
This expression is easily SOlved by the Laplace transform method:
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Let
L [C] = F(S)
Then
The solution for Equation 2-14 can be written as
(2-12)
(2-13)
(2-14 )
(2-15)
To evaluate C~ and C2 , suppose F(s) is an infinitesimaly small number; then
(2-16)
where ~ is also a small number. In order for Equation 2-16 to be true, it is
necessary that
(2-17 )
Thus
For the boundary conditions C2 = Co at x = 0 for all t,
Co
S
Therefore
,
The inverse L transform of Equation 2-20 is given as a complementary error
or an error function as shown in Equation 2-21:
(2-18)
(2-19)
(2-20)
(2-21)
The concentration with respect to time and distance follows this error function;
it is plotted in Figure 2-6. In the derivation of Equation 2-21, it was assumed
that tDere was an infinite source of impurity available throughout the diffusion
period. For a limited number of impurity atoms the following expression is
obtained:
'.
where Co is the number of impurity. atoms placed on the surface.
' . .,
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(2-22)
After the introduction of the diffusion techniques into semiconductor
fabrication it was possible to achieve base widths, with high accuracy, of less
than 1 micron, which improves considerably the transport factor and the a cut-off
frequency. Other means of improving the high-frequency response would be to
reduce the collector-base junction area, as has been done with mesa transistors.
A typical mesa transistor is shown in Figure 2-7.
tIncreasing--- Time
-----
C
Distance (X)-
FIGURE 2-6
IMPURITY CONCENTRATION VS DISTANCE
FIGURE 2-7
MESA TRANSISTOR
The defect of such a structure is apparent. The collector-base junction is
exposed to the surrounding atmosphere, and surface effects at this point are severe.
To minimize surface effects on junctions, the planar diffused structure was intro-
duced by Fairchild. A typical planar structure is shown in Figure 2-8.
FIGURE 2-8
PLANAR STRUCTURE
/ Silicon Dioxide '"
The planar process permits the
passivation of the surface by an oxide
layer at an early fabrication stage.
The silicon-oxide coating is grown
on the surface before any junctions
are diffused. This greatly improves
the parameters that are particularly
sensitive to surface conditions. These
parameters are the reverse leakage
currents, breakdown voltages, noise
figure, and low current~. Planar
structures also made it possible to solve many problems in the realization of
integrated structures, in which several elements are built simultaneously on the
same piece of semiconductor.
/. \
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To show how the planar process is used to fabricate devices for microcircuits,
the steps taken in building a planar-diffused transistor are described here.
This process is common to all bulk-type microcircuits.
28
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Oxide Coating
~ ",,",' ~:;"" ,.,>,.
(B)
Oxide Removed For
Base Diffusion
:xx
steps used in the fabrication of an npn planar-diffused transistor are
Figure 2-9. The starting material is n-type silicon (A). The entire
surface of the n-type silicon wafer
receives a thermally grown oxide layer.
A window is chemically opened through
the oxide layer (B). A p-type diffiusion
is then performed to construct the base
region of the transistor (C). The
wafer with the window is placed in a
diffusion furnace, with an impurity
such as boron, for a few hours at about
1300°C. The junction formed in (C) is
formed under the original oxide layer
and never sees the ambient environment
'Y'X y::..::..::::::::....::::...
The
shown in
[_,J
rL:O....... . .PN
P-Type
?oron Diffusion
N
........; :::::::
P
N
(c)
Base Diffusion and Oxide
Formation During Base
Diffusion
(D)
Oxide Removed For
Emitter Diffusion
(E)
Emitter Diffusion and
Oxide Formation
of the diffusion furnace. A new oxide
layer is formed during the diffusion.
A window is now opened through the
new oxide layer (D). This window is
much smaller than the previous window
used for the base diffusion. The n-
type emitter diffusion is carried out
in the same manner as the base diffusion
except that now an n-type dopant such
as phorphorous is used (E). During the
diffusion, the oxide layer is regrown
across the window.
FIGURE 2-9
FABRICATION STEPS
~..",.,..., -~
I=-ni~terl
Ba se-P
Ccllector-N
(F)
Oxide Removed For
Emitter and Base Contacts
(G)
Gold Deposition
and Alloying
Through precision masking techniques,
very small windows are opened in both
the base and emitter regions (F). These
windows are about 0.005 inch in diameter
for many transistors. Aluminum is
then deposited into these windows to
form the ohmic contacts to the transis-
tor (G). The lead wires may now be
attached. The collector connection is
frequently made by soldering the sub-
strate directly to the header. It
should be noted that the p-n junctions
(throughout the fabrication process
and on the finished device) have always
been beneath the oxide layer. The
~xIQe layer protects or passivates the
p-n junctions from outside effects
29;, ~.
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that can cause degradation of the device.
Thus, in addition to furnishing the masking during diffusion, the planar
oxide layer or coating is also a means of protecting or passivating the p-n
junction. Planar devices are used in bulk-type semiconductor microcircuits
instead of mesa devices. As was shown in Figure 2-7, the p-n junctions on
mesa-type devices are exposed.
2.1.5 Oxide Masking
The opening of windows in the silicon dioxide layer forms a stencil-like
structure through which diffusion and alloying can be carried out. This stencil-
like structure or oxide mask is made by the following process (usually referred
to as the planar process):
(1) The clean silicon wafer is placed in a furnace, where the oxide layer
is grown.
(2) The oxide layer is coated with a photosensitive acid-resistant film
such a s Kodak KPR.
(3) The KPR film is stabilized with infrared light for about thirty
minutes.
(4) A positive (the areas where diffusions are desired are black areas on
a transparent film) of the configuration desired is placed over the
wafer with the KPR film.
(5) Ultraviolet light is used to illuminate the KPR film through the
positive. Areas of the KPR film exposed to the ultraviolet light are
hardened and are impervious to acid etches; areas not exposed are
removed by developing.
(6) The KPR is developed so that it is removed where not exposed. The
result is an acid-resistant film stencil.
(7) The wafer is then placed in hydrofluoric acid, which removes the
silicon dioxide where there is no KPR film.
(8) A window is thus opened through the oxide, forming a mask for diffusion
and alloying.
2.1.6 Precision Evaporation
The extreme thinness of the diffused layer created obstacles, which required
a search for new methods to make alloyed electrical contacts to the layer without
puncturing or otherwise destroying it. Another problem required a solution just
as urgently as that of the thin base layer. For high-frequency performance these
alloyed regions have to be as close together as possible -- without electrically
shorting. This problem W&S solved by a vacuum-evaporation technique. The evaporation
< •
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technique allows the controlled deposition of thin layers of materials. It is
also a method for depositing highly reactive materials, such as aluminum,
that are difficult to work with in air. Further, it allows greater cleanliness
in technique and hence gives a more intimate contact between the layer and the
surface upon which it has been cooled. In addition, the fact that the evaporation
beams travel in straight lines permits the use of precisely dimensioned masks to
create similarly precise evaporated patterns. An alloying operation follows the
evaporation of the gold antimony or aluminum stripe.
2.1.7 Epitaxial Techniques
~ Passivated Surface
FIGURE 2-10
PLANAR-EPITAXIAL TRANSISTOR
Gold Evaporation and Alloying -
/Base Contacts
,'Emitter contact'"
Epitaxy is a means of growing a very thin (3-25~), uniformerly doped mono-
crystalline region on a relatively low-resistivity semiconductor substrate. The
epitaxial process involves the decomposition of SiC14 with hydrogen at approxi-
mately 1200°C; the silicon that is freed is deposited on the basic silicon sub-
strate. The deposition is perfectly oriented; the result is a layer of mono-
crystalline silicon with a uniform doping level at all depths. Subsequent
diffusions are more predictable because of this uniform doping. The combination
of planar diffusion techniques with epitaxial structures gives improved transistor
characteristics. A typical planar-epitaxial transistor is shown in Figure 2-10.
As Figure 2-10 implies, there are
several advantages of incorporating an
epitaxial layer on the collector sub-
strate. The epitaxial layer has
comparatively higher resistivity than
the starting material, so that base-
collector junction capacitance is low.
The series-collector bulk resistance
remains low since the epitaxial layer
is thin and the substrate is lightly
doped. Thus the saturation resistance
is low, which permits higher current
flow for a given dissipation, and
shorter collector-saturation time.
AlSO, the collector-base breakdown is
high because of the high resistivity of the epitaxial layer.
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In one process, a mixture of hydrogen and silicon tetrachloride flows through
a quartz tube into the reaction zone of the furnace. The flow path may be vertical
or horizontal. Consider the horizontal case, shown in Figure 2-11. Energy is
delivered to the reaction zone by external r-f coils that couple to a graphite
"susceptor". The wafers lie on top of a quartz sleeve, which encases the susceptor,
and they are thus protected from possible contamination by impurities from the
graphite.
.. •,A
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In the overall reaction that
proceeds in the vicinity of the heated
silicon wafers, hydrogen reduces silicon
tetrachloride to form pure silicon and
hydrogen chloride gas. Silicon evolved
in the reaction is deposited on the
silicon wafer and has a strong tendency
to continue the crystallographic pattern
embodied in the wafer. This continuation
of structure is "epitaxy". While this
picture of the process is imperfect
with respect to detailed mechanisms,
it is reasonable to assume that to
FIGURE 2-11 maintain the crystal pattern a silicon
REACTION ZONE OF EPITAXIAL FURNACE atom on the growing surface must be
given sufficient time to migrate to
the proper crystallographic site or to leave the surface before it is trapped by
other atoms in a wrong position. This qualitative picture is supported by the
observation that disordered growth occurs if the growth rate is pushed above a
certain value at a given temperature. Raising the temperature raises the tolerable
growth rate. Since the rate of the deposition process can be controlled, and since
it can be stopped at any time by shutting off the reactants, the thickness of the
epitaxial layer can be controlled to within a few tenths of a micron.
It is also possible to adjust impurity doping precisely. Again, a number of
methods can be used. An impurity compound can be mixed in a small quantity with
the silicon tetrachloride; this mixture can then be reduced in the reaction zone,
and the impurity atoms will be included in the resultant crystal. Alternatively,
separate vessels can be provided for the main silicon tetrachloride supply, for a
p-doped supply, and for an n-doped supply, giving separate nand p ports, as
suggested in Figure 2-11. As in the main supply, a carrier gas can be sent through
the doped vessels. AlSO, diffusion can be employed as the delivery mechanism.
In the latter, it is possible to control vapor pressure by adjusting temperature.
Still another approach employs gaseous impurity compounds diluted in a carrier
gas.
2.1.8 Isolation
The isolation between components on a monolithic substrate is usually
accomplished by reverse-biased p-n junctions. Associated with the p-n junction
is a capacitance and the normal leakage currents (see Figure 2-12). Therefore,
complete isolation is not accomplished, and the effect is less-than-optimum
performance.
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CAPACITANCE AND LEAKAGE IN
P-N JUNCTION ISOLATION
are also developing methods for growing
substrate.
As indicated in Figure 2-12, there
is capacitive coupling between the
collectors of the two transistors
because of the capacitance associated
with the junctions. At normal doping
levels, the value is about 0.1 pf/sq.mil
at 0.5 volts of reverse bias. In
addition, the leakage current is a
function of temperature and may be
appreciable at high temperatures. It
would be best to isolate the devices
from each other by a dielectric and
obtain isolation more closely related
to discrete components. A number of
techniques have been developed to
accomplish this. Some manufacturers
single-crystal silicon on an insulating
A number of monolithic isolation techniques* are currently in use. One of
the earliest** to be developed is illustrated in Figure 2-13. The starting
material is an n-type silicon substrate with a heavily doped epitaxial layer,
as shown in (A).
Grooves are etched in the substrate according to some .predetermined layout.
These grooves are several mils deep. An oxide is either grown or vapor-deposited
over the entire surface of the substrate. This oxide is Si02 and will perform
the isolation function (B). Polycrystalline silicon is epitaxially deposited
over the oxide (C). The single-crystal substrate is lapped to a point where
single-crystal islands are isolated from one another by the oxide and imbedded in
polycrystalline silicon (D). The sole purpose of the polycrystalline silicon is
to hold the single-crystal islands together. These islands can now be doped and
the devices fabricated.
One difficulty with this technique is the degree of control required in the
lapping operation. The thickness of the n region is important in device fabri-
cation, and the necessary lapping tolerance is in the order of 1 to 2 microns.
A number of techniques have been proposed for overcoming this difficultyt.
One is illustrated in Figure 2-14. In this method a highly doped, uniform
single-crystal SUbstrate, as illustrated in (A), is processed in exactly the same
* J. W. Lathrop, lIThe Status of Monolithic and Thin Film CirCUits", Electronic
Industries, June 1965, p. 38.
** D. McWilliams, C. Fa, G. Larchian, and O. Maxwell, Jr., IIA New Dielectric
Isolation Technique for High Quality Silicon Integrated Circuits," Symposium
Electro-Chemical Society, III, 153c July 1964.
t N. Schwartz, "Reactive Sputtering'l, Tenth National Vacuum Symposium, American
Vacuum Society, p. 325 (1963)" MacMillan, Nel'l York.
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way as in Figure 2-13 to yield isolated islands of low-resistivity material (B).
By use of a Si02 film for selective masking, regions within these islands can
be vapor-etched (C) and lower resistivity silicon redeposited, as in (D). The
critical distance is now controlled by the etch and deposit processes of epitaxial
deposition, which are superior to mechanical lapping.
Another method* is shown in Figure 2-15. The critical distance is controlled
during the initial step of epitaxlally depositing an n-film on an n+ substrate,
Single Crystal Silicon
Substrate -N- Type
Critical N Layer 06 /jtched7d
"Insulating Si02 Layer
Epitaxial Poly "Silicon "Handle"
®{ ...' t
"Insulating Si02 Layer
~ Removed After
'" 1 Substrate Deposition ""'7o ..,..L...ff \ II \ t \\I!====I
~ Epitaxial Poly Silicon .t::.
7
'" "Substrate"
...
FIGURE 2-15
DIELECTRIC ISOLATION (II)
* G.L. Schnable and A.F. McKelvey, "A Technique for Preparing Oxide-Isolated Silicon
Wafers for Microcircuits", Electron Devices Meeting, Washington, D.C., October 1964.
a4
2-13
;J5.
as shown in (A). Next, an insulating Si02 layer is deposited over the n-layer,
and polycrystalline material over this. The only purpose of this polycrystalline
layer is to serve as a "handle" during operations and allow the substrate to be
thinned to a few mils, as shown in (B), without breakage. Grooves are then etched
in this thinned single-crystal material, creating mesas over which an oxide can
be grown as in (C). Finally, an epitaxial polycrystalline "substrate" is deposited
over thin oxide and the "handle" material removed to leave isolated regions with
a common flat surface, as shown in (D).
The processes of Figures 2-14 and 2-15 minimize the lapping control for
dielectric isolation, but at the expense of additional processing. The p-type,
as well as n-type, material can be processed and both types of islands can be
formed on the same slice.
The result of these methods is isolated islands of semiconductpr material
into which impurities can be diffused to form active and passive components.
A circuit fabrication procedure* combining oxide isolation with other
techniques -- which include localized epitaxial growth, localized etching and
backfilling, and localized gold doping -- is described below. The process steps
are illustrated in Figure 2-16.
(1) An epitaxial substrate wafer is prepared by conventional processing
techniques with an n+ layer on one surface. The starting resistivity
is chosen to be that required for one or more of the finished circuit
elements.
(2) Depressions are etched into the back of this wafer in locations
corresponding to regions where the required conductivity type and
impurity density will be different from those of the region selected
in (1).
(3) Each depression is filled with epitaxial silicon that has the impurity
density and type required for additional devices.
(4) Grooves are etched into the silicon around each of the desired regions
from the back side of the wafer.
(5) In a two-step process, metal and oxide layers are deposited.
(6) Polycrystalline silicon is then grown over the entire back side of the
wafer to a thickness approximating that of the original wafer.
(7) The top surface of the wafer is then lapped or etched down to expose
each of the desired isolated regions.
(8) The wafer is then processed conventionally to form each of the desired
devices.
* C.G. Thornton, "The Application of New Metallurgical Technique to Silicon
Integrated Circuits," presented at Electronic Devices Meeting, Washington, D.C.,
1964.
2-14
(0)
:=========~=======:o:.:sn:-:om1iNt«. META~ 00101
(b)
+(e)
(1)
o.~n·c", N
N+
O.5n-c:mN
N+
I 0.&0 "em NR.
1
(e)
1."Oft - eM P I O.&A "ern N
e.. , «.
1
(d)
~o.sn-om N "£TA~~UlIIOOID£ ~
+
(9)
(h)
SLOW (CHARGE
STORAGE»
DIODE
FIGURE 2-16
36
FLOW CHART FOR OPTIMIZED MICROCIRCUIT PROCESS
Prior to final metalization, gold is deposited through openings in the oxide
in those regions where it is desired to reduce lifetime. A short heat treatment
(approximately 1000°C for 15 minutes) is sufficient to distribute the gold
throughout the desired regions.
The capacitance associated with oxide isolation is in the range of 0.02 pf/
sq. mil per micron of oxide thickness. Thus a 5-micron-thick oxide reduces the
capacitance coupling by a factor of 25 below that of p-n junctions that have a
slight reverse bias.
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2.1.9 Specifying the Circuit
The design engineer can follow one of two approaches in microelectronic cir-
cuit design. In one approach he will keep current with and be experienced in the
state of the art of monolithic circuit fabrication. He will then be in a position
to give the circuit manufacturer detailed specifications on all components
required to fabricate his circuit. The other approach is to provide the manu-
facturer with complete "black box" terminal specifications to which the final
circuit must be manufactured and guaranteed.
Basic to both of these approaches is an understanding of the limits or
boundary conditions that put constraints on the circuit design. One such con-
straint involves the fabrication technology itself. What types of devices can
be fabricated on the same substrate? Table 2-1 is a monolithic compatibility
chart which illustrates the possible combinations of devices on a single chip.
It should be understood that the more complicated the circuit the more costly
it will be to fabricate.
TABLE 2-1
MONOLITHIC COMPATIBILITY CHART
Signal MOS- Junction Power Matched Signal Comple-Devices NPN PNP FET FET Transistor Pairs* Diodes mentary
Signal NPN
- Y Y Y N Y Y Y
Signal PNP Y - Y Y N Y Y Y
MOS-
FET Y Y - Y N D Y D
Junction
FET Y Y Y - N D Y N
Power
Transistor N N N N - Y Y N
Signal
Diodes Y Y Y Y Y Y - Y
Y - Yes *Useful matching is achievable for most devices;
N - No close matching of gain is difficult with any of
D - Difficult the devices.
Microcircuits are fabricated in a variety of ways. Monolithic, hybrid,
thin film, and thick film are some of the approaches. Generally, only monolithic
silicon integrate~ circuits and some variation or hybrid of the monolithic form
are considered here. The sheet resistance of monolithic circuits is limited to
that associated with the base and emitter': difJusions. This is necessary from a
fabrication standpoint. The passive components are ·formed at the same time the
transistor base or emitter is fabricated.
37
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The hybrid offers a wider variation in sheet resistance than is possible
with diffusion only. Thin film resistors are available for use with monolithic
circuits in a wide range of sheet resistances. Diffused resistors above 300-400
ohms per square are not recommended for close tolerances, because of the change
in value with the temperature associated with lead-bonding operations. Ranges of
resistor values are given in Table 2-2.
TABLE 2-2
TYPICAL RESISTOR DATA FOR
MONOLITHIC INTEGRATED CIRCUITS
Type Range Ohms/Sq TCn PPM/oC
Diffused (Base) 100-30K 200 1500
Diffused (Emitter) 10-lK 2.5 100
Thin Film (Nichrome) 20-50K 40-400 100
MOS 4.5K at -- 500
lOrnA
Capacitors are either silicon-oxide (nonpolar with relatively high Q at
high frequencies) for bypass and high-frequency tuning or junction type (low Q
due to effective series resistance of the top contact) for bypass and voltage
tuning. Typical characteristics are given in Table 2-3.
The yield and, therefore, the cost
of a circuit is more dependent on the
area the circuit requires than on the
number of components. In this respect
it is wise to keep the circuit area to
a minimum consistent with other require-
ments, such as component value and power
requirements .
Area efficiency is a key factor with
regard to capacitance. Large capacitors
(500 to 10,000 pf) become progressively more expensive because of the area require-
ment. Values above 10,000 pf are not practical.
TABLE 2-3
TYPICAL CAPACITANCE DATA
Type Range Pf/Mil2 BreakdownVoltage
Si02 2-200 pf 0.25 50V
Junction 2-500 pf :::; 0.3 10V
.fVR
MOS 2-200 pf 0.2 50V
3S
Though state-of-the-art monolithic transistors impose certain constraints,
geometry nevertheless can be varied, and many combinations of transistor charac-
teristics are possible. Typical characteristics of monolithic transistors are
given in Table 2-4.
.-.
.. .
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TABLE 2-4
MONOLITHIC TRANSISTOR CHARACTERISTICS
Emitter Dimensions In Mils
Characteristics lXl-l/2 3x3 2xlO 2x20
I I I
BVCBO • 35 Volts •
BVCEO • 15 Volts •
BVEBO • 7 Volts •
~E/IC 40/1001JA 40/1mA 40/2.5mA 25/2.5mA
~E/IC 80/5mA 60/10mA 50/50mA 50/50mA
ft (mc) 550 220 -- --
Collector-Base C (pf) at 6V 2 7 10 16.3
Emitter-Base C (pf) at 6v 2 5 10 16
Collector-Substrate C (pf)
at 6V 4 10.5 10 17
RCS(OhmS) 70 120 35 27
Another constraint is imposed upon the designer by the fact that the
inductance function per ~ is not available in the monolithic technology. If
inductance is required, it is necessary to synthesize or design around it.*
2.1.10 Linear Amplifier Checklist**
The nine-point checklist given below is a handy guide for developing a con-
ventional set of performance specifications for a final integrated circuit.
(1) Establish circuit specifications (specify black-box functions,
establish environmental conditions and restrictions imposed on the
design). A black-box specificationt is illustrated in Table 2-5.
It provides the guide for fabricating the circuit. The more complete
and realistic the specification, the simpler it is to begin fabrication.
For the design engineer who is not going to fabricate the circuit, this
specification is all that is required providing he has not violated the
constraints imposed by the technology.
* V. Uzunoglu, "Six Possible Routes to Noninductive Tuned Circuitry", Electronics,
15 November 1965, p. 114.
** D.C. Bailey, "Converting Amplifiers to Integrated Circuit Format", EEE,
February 1964, p. 70
t D. C. Bailey, "Black-Boxing Your Linear Integrated Circuit", Electronic Design,
22 June 1964, p. 74 .. 39
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TABLE 2-5
BLACK-BOX CHECKLIST
Environmental
Operating-temperature range
Storage-temperature range
Gain Specifications
Frequency
Source impedance
Load impedance
Power supply tolerance
Open loop or gain setting
Voltage gain, V /Vi
o n
Transconductance,6I /6Vio n
Current Gain, I /1
o n
Transresistance,6V. /61
~n 0
Gain stability (gain vs temperature)
Gain linearity (gain vs signal level)
Bandwidth
Source impedance
Load impedance
Power supply tolerance
3, 6, or 0 db points
Open or closed loop (if closed loop,
what gain)
Frequency response
Gain-bandwidth product
ft
Cutoff frequencies
Gain margin
Phase margin
Slope of gain vs frequency
characteristics
Stability
Temperature range
Input-output conditions (capacitances
and resistances)
Expected life
Maximum equivalent input drift
(Voltage and/or current)
DC stability
AC stability
Phase margin with maximum feedback
Maximum output capacitance
Noise
Frequency and bandwidth
Source Resistance
Noise figure (or equivalent input
noise voltage)
Maximum Output (dc)
Power supply voltage
Load impedance
Minimum linear output voltage
Minimum linear output current
Maximum output impedance
Input (dc)
Minimum input impedance
Differential mode
Common mode
Maximum common-mode voltage
Minimum common-mode rejection ratio
(specify frequency and common-mode
voltage swing)
Dynamic Range (ac)
Power supply voltage
Load impedance
Source impedance
Maximum input before clipping
Minimum unclipped output
Dynamic range of input signal
Minimum power output
Power Supply
Output voltages
Tolerances
Ripple and noise
Impedance vs. frequency
Output power
Package
Form factor (TO-5, flatpack)
Environmental requirements
Salt spray
Leakage
Linear acceleration
Shock
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Figures 2-17, 2-18, and 2-19 are
useful for d-c analysis. Resistor
tolerances are normally wide and
expensive to control or adjust to
close values. However, resistance
ratios are easily controlled and,
if proper design is used, are
frequently more important than the
absolute values.
Integrated circuits have distributed
parameters and parasitics associated
with them. If possible, these
characteristics should be employed
as useful circuit elements.
(5) Breadboard the circuit, using
discrete components. The circuit
1 performance is compared with the
(2) Synthesize circuit configurations
within the boundaries fixed by
integrated-circuit technology.
The active devices that can be
used are found in Table 2-1. If
inductance is required, a method
must be determined to realize this
function. Will an all-monolithic
form be used or will hybrid techni-
ques be required to give optimum
performance?
Establish an analysis method that
utilizes measurable quantities
in the final integrated circuit.
(4) Perform d-c analysis of the circuit.
After the circuit has been syn-
thesize~ it must be analyzed from
the standpoint of d-c stability.
Much of this can be done by
statistical methods, since the
data on integrated-circuit elements
are generally available in that
form. The component values and
their tolerances must be specified.
41
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black-box specifications for performance. If the required performance
levels are not achieved, the circuit can be modified or a different
circuit approach can be synthesized. In some cases it may be necessary
to repeat these steps several times to achieve the desired results.
(6) Draw a mask layout and compute the parasitics. These include resistance
and capacitance interconnection parasitics, isolation parasitics, and
substrate resistance. The calculated parasitic elements are inserted
into the original breadboard in the form of discrete-equivalent lumped
resistors and capacitors. Again circuit performance is measured and
compared with blackbox specifications.
(7) Breadboard the circuit with integrated components. Compare the results
with the black-box specifications. At this point it should be possible
to determine if the specifications can be met with this particular
design, although modificat~ons may still be necessary before optimum
results are achieved.
(8) Submit mask drawing for mask preparation. Include pin connections,
lands, and spacing.
(9) Fabricate sample circuits and determine if they meet the required
black-box specifications. Now the design can be optimized for the
black-box specifications. Sometimes it becomes necessary to go through
several process runs to achieve the desired distribution of electrical
properties that best meet the original specifications.
2.1.11 Applications
Circuit analysis plays a major role in the design approach outlined above.
The applications to follow use two techniques that have been found satisfactory.
For d-c amplifiers a technique developed by Middlebrook* is used, and for high-
frequency circuits a method proposed by Linvill** (which characterizes the
integrated circuit as a black box with admittance parameters) is used.
Optimum analysis techniques have yet to be developed. The small-signal
Ilnonlinear model" is more accurate at high frequencies because the two-pole alpha
is included. Below a megacycle, capacitive parasitics can usually be neglected
since small-geometry transistors will be used and since the passive parasitics
present a negligible impedance at these frequencies. Resistive parasitics such
* R.D. Middlebrook, Differential Amplifiers, John Wiley and Sons, Inc.,
New York and London, 1963.
** J. G. Linvill and J. F. Gibbons, Transistors and Active Circuits, McGraw-Hill
Book Co., Inc., New York, N. Y., 1961.
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as the series collector resistance cannot be neglected. At low frequencies,
series collector resistance can be lumped into the normal T-equivalent or small-
signal nonlinear model.
2.1.11.1 D-C Amplifiers
An ideal d-c amplifier would have zero output with zero input; provide
constant gain regardless of time, temperature, and input-level variations; provide
an output that is a magnified replica of the input; and have an infinite band-
width. To approach the ideal the following are needed: low noise figure, low
equivalent-input offset voltage and drift, good linearity and dynamic range, gain
stability with variations in temperature, and wide bandwidth.
Little information is available on integrated-circuit-type transistors, but
indications are that noise figures are slightly greater than those of discrete
types made by the diffusion process. With temperature variations, the noise
figure becomes masked by internal d-c drift of the transistor.
Silicon diffused transistors exhibit a temperature coefficient of base-to-
emitter voltage of about 2.3 mV/oC. In a single-transistor (unilateral) input
stage, this coefficient is multiplied by the entire amplifier gain; thus to use
such an amplifier for d-c amplification, temperature would have to be held constant,
or it would be necessary to calibrate the amplifier with temperature. A better
circuit configuration is the differential amplifier (Figure 2-20). Through
canceling of the drift of one transistor with an equal and opposite drift of
another, d-c drift can be reduced by several orders of magnitude.
DC
Input
Vce
"'---<J DC
Output
FIGURE 2-20
DIFFERENTIAL AMPLIFIER
A differential amplifier used as an
input stage for a d-c amplifier helps
reduce d-c drift. For a unilateral d-c
amplifier, the performance of the dis-
crete version and that of the integrated
version are both subject to the d-c
drift problem.
2.1.11.2 A-C Amplifiers
A well-known limitation of present
integrated-circuit technology is its
inability to produce inductors or large
capacitors. Thus direct coupling should
be used where possible. The following
ground rules are recommended:
(1) Use a differential input stage.
~
....:
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(2) Design for as much d-c gain as can be tolerated with the specified
amount of drift in the first stage.
(3) If gain is insufficient, add a second d-c amplifier stage, using an
external coupling capacitor.
(4) Use overall feedback for gain stability.
(5) Obtain high impedance (FET's will provide this if it cannot be achieved
otherwise) to permit the use of smaller coupling capacitors.
Figure 2-21 illustrates the application of these principles. The differen-
tial amplifier permits a gain of about 100 with sufficiently low drift to main-
tain a reasonable dynamic range. With the FET stage, a large external resistor
is needed, but the small capacitor required can be integrated.
High a-c gain and good d-c stability are obtained in the circuit of
Figure 2-22. Here a large amount of d-c feedback provides d-c stability, and a
small amount of a-c feedback results in high a-c gain. The amount of a-c feed-
back is controlled by external capacitor Cl and resistor Rl (if Rl is zero, a-c
gain is maximized).
(a) ACIn
AC
Out
(b)
Small
Capacitor
o-------ifLarge
Resistor =
+v
FIGURE 2-21
A-C AMPLIFIER TECHNIQUES
FIGURE 2-22
HIGH A-C GA[N, D-C STABLE CIRCUIT
2.1.il.3 Signal-Processing Circuits
A major goal in the servo-control field is the elimination of transformers.
The integrated choppers, demodulators, and quadrature rejection circuits illus-
trated in this section should be examined with that in mind.
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The two major factors in the design of choppers are offset current and
voltage, and drift. (Offset causes an output in the absence of an input, and
drift produces a change in output with time and temperature.) The inverter
transistor connection reduces both offset and drift.
and operating with small differences in
temperature.
FIGURE 2-23
BASIC CHOPPER CIRCUIT
Figure 2-23 shows how even lower offsets can be achieved. Here the drift
is determined by tracking of the transistor characteristics with temperature and
time, and by the difference in junction
e In 0-- eout temperature between the two units. Can-
cellation of offset is achieved by equal
and opposite offset of another device.
eDrive The integrated version has an obvious
advantage over the discrete version since
the transistors will be matched and
Offsets and drifts of standard inte-
grated circuit pairs (Figure 2-24) in the inverted chopper connection average
50 ~V offset and 1 ~V/oC drift. Figure 2-24(a) shows two transistors diffused
into a single die; and Figure 2-24(a) shows two emitters diffused into a single
collector-base junction area, which provide even tighter control of drift and off-
set. Double-emitter devices have been reported to have offsets under 20 ~V and
drifts less than 0.2 ~V/oC.
Transistor
#1
Transistor
#2
~
P
~
p p p P
N
'- ~ N
P
~. ~
P P P
./ N \. ./
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(a) (b)
FIGURE 2-24
STANDARD CHOPPER CONFIGURATIONS
2.1.11.4 Demodulators
Although demodulators vary widely in configuration, only diode-quad types
are discussed here.
,',.
>& "
In discrete diode-quad bilateral switches, the usual procedure is to select
diodes in quads or pairs to achieve low offsets. Offsets from 10 mv down to 1 mv
(With successively poorer yields) are typical. In integrated circuits, two diodes
.: '. 4S
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can be diffused side by side into the same silicon substrate. An n-on-p diffused
pair can be connected to a p-on-n pair to form a bridge (Figure 2-25). The p-on-n
EXC EXC
In
EXC
...--- -0 Out In
EXC
out
FIGURE 2-25
DIODE-QUAD SWITCH CONSTRUCTION
pair should match and tra ck, as should the n-,on-p pair. Figure 2-26 shows a
diode quad in a demodulator. Quadrature rejection is accomplished by controlling
the conduction angle. The d-c output is the average value of the in-phase sine
wave. At that time the quadrature signal is passing through zero. The output
will be zero for quadrature signals and nearly equal to the peak magnitude for
in-phase (0°) signals. A paralleled R and C is used to achieve a peak-conducting
circuit.
:Ke1'erence
400 cps
RL
Output
±DC
0.1 J.LfdI
100Input
400 cps -"'/\~--.,~
!go
AC
Current
Gen.
FIGURE 2-26
DIODE-QUAD DEMODULATOR AND EQUIVALENT CIRCUIT
A transformerless version of the demodulator is shown in Figure 2-27. In
this version, the isolation property of the transformer is approached by use of
the high output-impedance of the common-base connecti~n. When Ql and Q2 are cut
off, the impedance is essentially infin:l,te. When Ql and Q2 conduct, the drive
46
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nodes of the bridge are connected to the current generators with the output
impedance of Ql and Q2 across them (it is above 500 KD at low frequencies).
AC
Current
Gen.
eout(dc) r g
AC
Current
Gen.
FIGURE 2-27
TRANSFORMERLESS VERSION OF DEMODULATOR SHOWN IN FIGURE 2-26
The demodulator functions of the transformer and transformerless circuits
are essentially the same. In the transformerless version, the bridge conducts
for 30 to 50 degrees about the peaks of the cycle, causing Cl to charge up to the
average value of the peaks of the input signal through R5 . When the drive circuit
cuts off, Cl holds the charge until the next half cycle. The output is a bipolar
d-c voltage, corresponding to the zero and l80-degree input signals. Another
transformerless demodulator is shown in Figure 2-28.
+l2V
Drive
0 0
-12V
O.l.---+-
r
External1 Capacitor
-6v Input 0 0 or 180 0
Output
90 0
FIGURE 2-28
TRANSFORMERLESS QUADRATURE REJECTION DEMODULATOR
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2.1.11.5 Communication Circuits
R-f and i-f amplifiers, mixers, oscillators, and multipliers with good
performances over a wide range of frequencies can be designed and fabricated in
integrated-circuit form. Monolithic integrated circuits can often match the
performance of discrete versions up to about 10 MHz. Above this, parasitics
begin to playa significant role.
For monolithic r-f circuits, it is recommended that impedances be kept low
or that resistive isolation techniques be used. Vhf and uhf circuits are not
yet practical in monolithic form. At these frequencies it is often desirable to
separate the individual circuit elements on a high-frequency dielectric (e.g.,
ceramic), as in hybrid circuits.
r----..--+v
Overtone
Crystal
Again, it is desirable to eliminate
chokes and transformers. Figure 2-29
shows an overtone crystal oscillator with-
out inductors. It can provide a frequency
stability better than 0.005% from O°C to
50°C. Naturally, the crystal is not
included in this monolithic integrated
circuit.
2.1.11.6 Digital Circuit
While design of digital circuits is simi-
lar to that of analog circuits, there are
differences in the particulars of the
design. Some of the more important digital
characteristic are as follows:
FIGURE 2-29
OVERTONE CRYSTAL OSCILLATOR
(1) Fan-in, (2) Fan-out, (3) Noise immunity
(4) Propagation delay, and (5) Best logic
type for a particular application. Design
factors that must be considered before
determining the desired diffusion profiles
and mask layout include the following: (1) Reliability, (2) Fan-out, (3) Tempera-
ture range, (4) Switching speed, (5) Noise immunity, (6) Power dissipation, and
(7) Production yield. Often a design that is best for one parameter acts to
degrade another; for example, high switching speeds are not compatible with
large fan~out and low power.
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In setting the specifications for the circuit it is necessary to determine
the following:
(1) The type of transistor required, which includes setting the diffusion
profiles and determining the geometrical layout
(2) The center values of the resistor
(3) The tolerance on transistor and resistor parameters
To determine these values it is necessary to state the basic black-box
objectives of the digital circuit.
The following example* will serve to illustrate some of the important
design considerations for digital circuits. The electrical equivalent circuit for
this example is illustrated in Figure 2-30. It is a three-input, modified
direct-coupled transistor-logic (DCTLO NOR gate. Logic 0 is approximately +0.2V,
and logic 1, +0.8v. A pulse at inputs 1, 3, or 5, or any combination of them,
will drive one or more of the transistors into saturation and produce a 0 at
output pin 7.
FIGURE 2-30
MODIFIED DCTL NOR GATE
External Black-Box Parameters Internal "Device" Parameters
Fan-in = 3 Load Resistance RL "" 600 ohms
Fan-out ~ 5 Base Resistance RB "" 400 ohms
Power Dissipation < 15mW Saturation Resistance "" 40 ohms
Operating Voltage
"" 3 V Current Gain hFE > 20
Noise Immunity > 0.3V hFE Peak at Ic "" 5mA
Maximum Supply Voltage < 10V Frequency Cutoff f T "" 500 MHz
Propagation Delay < 25 nsec Saturation Voltage VEE "" 0.7V
-
Operating Temperature Range
-55 to +125G ,:Saturation Voltage VCE < 0.25V
Base Sheet Resistance Ps "" 100 ohm/sq
*L. B. Valdes, "Case History: Integrating a NOR Circuit" Electronic Design
2 March 1964.
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The noise-immunity objective requires that when a transistor is locked in
saturation, a 0.3 V signal superimposed on the output voltage will not turn on
the transistor in the next circuit system (assuming that one NOR gate drives
another). Ideally, the integrated circuit should be designed with VCE sat as
low as possible.
A minimum value of load resistance, RL' can be obtained from the power-
dissipation requirements; 15 mW at 3 V gives a maximum current consumption of
5 rnA.
Thus
3.0 - Vce sat
:::::; :::::;
0.005
530 ohms (2-23)
If diffusion control limits the load resistance to ± 15%, the center value of
RL is set at 620 ohms. An upper value is approximately 720 ohms.
This calculation also tells us that in a typical case a transistor in
saturation is at I c = 5 rnA. For maximum fan-out it would be desirable to have
the transistor in saturation with the base current I B as small as possible. Thus
a transistor with a large value of hFE is wanted. The curve of ~E vs. I c should
also peak at I c = 5 mAo From switching-speed considerations (maximum propagation
delay of 25 nsec) it is also known that a fast transistor will be needed, one
with an f T of at least 500 MHz.
Choosing the proper value of ~ is somewhat more complicated. If ~ is small,
the transistors will draw too much base current from the previous stage. This
not only limits the fan-out of each gate, but may lead to "current-hogging", which
can be illustrated with the aid of Figure 2-31. Current available from Gate A is
limited to a maximum value given as:
(2-24)
This gate drives five others, which have slightly different input character-
istics. Gate Bl has the lowest VBE sat of the group, and B5 has the highest.
Thus it may happen that Gates Bl through B4 draw so much I B that virtually all
the available current is directed into these four gates and there is not enough
left to turn on Gate B5; the first four gates have "hogged" the available current.
Most silicon transistors are in saturation at IC/IB = 10 or I B ~ 0.5 mAo
At this point, VBE sat ~ 0.7 v, and it is eVident that too much series voltage
drop cannot be added across~. If this series voltage drop is arbitrarily
.....
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Vee
chosen as 0.2 V, the result is
RB = 400 ohms. Figure 2-32 illustrates
what happens if two transistors are paral-
leled, one with VBE sat = 0.7 V and the
other with VEE sat = 0.8 V. The input
current is only 0.25 rnA to the second
transistor, but it remains in saturation
as long as hFE is greater than 20.
GATE 82
~
GATE 85 ""
The actual selection of RB = 400 ohms
was made after a "worst-case" analysis of
the circuit. It is obviously not suffi-
cient to consider the various requirements
independently. It is necessary to examine
what happens when all component parts of
the integrated circuit are at their worst
possible values, and to consider the vari-
ation of these parameters with temperature.
In addition, the transient characteristics
of the device must be examined, together
with all the parasitic terms that are an
integral part of every integrated circuit.
Emitter
-
-
-f
4.0
Aluminum l!-===-_-==:........J
k- 4.0d
Base Regi()n
FIGURE 2-33
TOP VIEW OF EMITTER AND BASE REGION OF
TRANSISTOR USED IN AN INTEGRATED CIRCUIT
The desired electrical characteristics
can be satisfied with a transistor having
the geometrical layout of Figure 2-33.
This unit has a base width of 0.8 ~ and
enough gold doping to produce a storage
designed to minimize transverse voltage drop in the
saturation resistance of less than 40 ohms.
FIGURE 2-31
REPRESENTATION OF NOR GATE A DRIVING
FIVE LOADS (GATES B1 TO B5)
time of 20 nsec. It has been
collector region and obtain a
~
O.~mo
i '00 t
O'V O.7V
l J ~
~Q
.00
O.8V
+
FIGURE 2-32
EFFECT OF DIFFERENT VBE VALUES
sat
ON NOR GATE CIRCUITS DRIVEN IN PARALLEL
" .. ,
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A heavily doped n+ region has been diffused around three-fourths of the
base region, reducing the possibility of channeling ••
The load resistor RL and input base resistors Ra are produced by use of the
same p-type diffusions as for the base of the transistor. As explained earlier,
their values are adjusted by controlling the ratio of length £ to width w of
the resistor pattern and using the equation
R = P
s w
where the sheet resistivity, Ps' is of the order of 100 ohm/square.
(2-25)
The fact that the resistors are at a more positive potential in the circuit
than the transistors requires that they be placed in separately isolated n-type
regions. Figure 2-34 is a cross-section of the circuit, showing one transistor
and one resistor.
Resistor
Emitter
n
Base Collector
p
p
p
n
B+
+3.0V
FIGURE 2-34
CROSS-SECTIONAL VIEW OF AN INTEGRATED CIRCUIT
SHOWING ONLY ONE TRANSISTOR AND THE LOAD RESISTOR
The measured characteristics of two devices constructed from the foregoing
information are given in Table 2-6. Two saturation voltage tests were performed:
one with 0.825 V applied to the input, and a second with 1.5 V. The output
voltage, V (for the light saturation condition), illustrates the ability of the
o
transistor to turn on at a prescribed signal level.
The hard-saturation voltage condition provides a measure of the
ability of the circuit to handle a large input signal. It is also used to
ascertain that there are no parasitic elements limiting the operating of the
device. For example, there may be a parasitic clamping diode between the input
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terminal and the substrate, which would tend to lift the output voltage as the
input voltage is increased.
The output current is measured with 0.55 V applied to all three transistors.
This is a "worst-case" condition. It should be noted that if one of the transis-
tors turns on too soon (at VEE = 0.55), the current through RL will be diverted
through such a transistor rather than going through the output terminal and into
the next circuit. Early turn-on of a transistor is also characterized by the
v3lue of I CEX '
The fan-out of the NOR gate is theoretically the ratio of the minimum output
current divided by the maximum input base current -- in this case, 2.9/0.37 = 8.
TABLE 2-6
MEASURED PARAMETER VALUES FOR NOR CIRCUIT
Base Input Current IB 370 lJ.a max(0.825 V applied to input)
Output Voltage Vo input) 300 mv max(0.825 V applied to
Saturation Voltage VB 250 mv max(1.5 V applied to input)
Output Current 10
V) 2.9 rna min(output at 0.825
Threshold Current I CEX(input at 0.55 V, 200 lJ.a max
output at 1 V)
2.8
2.4
2.0
UJ
.j.)
rl
a 1.6;>
.j.) 1.2;:$
0.
.j.)
;:$ 0.80
0.4
o 0.2 0.4 0.6 0.8 1.0 1.2 1.4
Input (Volts)
FIGURE 2-35
OUTPUT VOLTAGE VS INPUT VOLTAGE
Figure 2-35 shows the output voltage
vs input voltage of a typical gate. These
curves can be used to determine the noise
immunity of the gate. Take the highest
temperature (+125C curve), or worst-case,
condition. The gate turns on at approxi-
mately VEE = 0.55 V. If VCE sat < 0.25V,
the required 0.3-V noise immunity is
achieved at maximum operating temperature .
The temperature variations of some of
the other significant gate parameters are
illustrated in Figures 2-36 through 2-38.
The propagation delay is defined in the
test circuit illustrated in Figure 2-39;
it is the average of the turn-off time
'tl-and the turn-on time t2. Both of these
are measured at the 50% point in the input
~a~eform A and the output waveform B.
sa
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Temperature
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FIGURE 2-36
EFFECT OF TEMPERATURE
ON THE LOAD RESISTANCE R.
l
FIGURE 2-37
EFFECT OF TEMPERATURE ON
THE CURRENT GAIN OF AN
INTEGRATED CIRCUIT TRANSISTOR
-
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FIGURE 2-38
SWITCHING TIMES t 1 AND t 2 ANDPROPAGATION DELAY t
P
BAl VCC = +3VDC
1.0V=.rl-
t -I I-O.2~s
Circuit under
testWaveform A I I 1
__---. I I 1 .,.-_
50%~ : 7f-~50%
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FIGURE 2-39
CIRCUIT USED FOR THE MEASUREMENT OF
PROPAGATION DELAY t p
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2.2 MOS Field·Effect Devices
The metal-oxide-semiconductor (MOS) field-effect transistor (FET) uses an
electric field applied through an insulated gate electrode to modulate the
conductance of a channel layer in the semiconductor under the gate electrode.
The channel consists of a lightly doped region contained between two highly doped
regions called the "source" and "drain". The conductuance of the channel is
dependent upon the intensity of the field and hence the voltage applied to the
gate electrode. Most MOS transistors now available are fabricated on a silicon
substrate. The insulating oxide is silicon-dioxide. (Some results of using
silicon-nitride as the insulator have been published.) The MOS has high input
resistance (>1015 ohms), and at high frequencies the input impedance becomes
highly capacitive. Unlike the junction transistor, which is a current-controlled
device, the MOS is voltage- or charge-controlled.
There are two basic types of MOS devices: enhancement and depletion. Each
of these types can be fabricated so that either electrons or holes are the major-
ity carriers. Thus four distinct types of MOS transistors exist. These are
listed in Table 2-7, with associated bias-voltage requirements.
.....
TABLE 2-7
CHARACTERISTICS OF FOUR BASIC TYPES OF MOS DEVICES
Incremental Normal NormalGate-to-Source Gate-to-Source
MOS Type Symbol Voltage to Voltage to Drain- Substrate-to-Source to-SourceCutoff Increase Voltage VoltageConduction
N-Channel Go1~SS Negative Positive Positive Zero orDepletion Negative6s
N-Channel Go1~SS Zero Positive Positive Zero orEnhancement Negative6s
P-Channel Go1~SS Positive Negative Negative Zero orDepletion Positive1s
P-Channel Go1~SS Zero Negative Negative Zero orEnhancement Positive
1s
G - Gate S - Source D - Drain SS - Substrate
"
2.2.1 N-Channel Enhancement MOS
The majority carriers are electrons in the N-channel enhancement transistor.
A positive voltage (with respect to the source) applied at the gate induces a
positive potential in the oxide at the oxide-semiconductor surface. This in turn
attracts electrons to the semiconductor surface, and these carriers form the
transistor's induced channel. An enhancement-type transistor structure is shown
in Figure 2-40.
At zero gate voltage there is only
a very small current flow (~ 10-9 amps)
between source and drain. Since there is
no gate voltage, there are no free carriers
in the space between the two N+ regions.
The current that does flow is that of the
reverse-biased junction formed by the
P-type substrate and the N+ drain region.
N+
Drain
I
Oxide
Gate
I
N+
Source
)- Channel-l
}-----./ '-------t
c
P-Type Substrate
FIGURE 2-40
N-CHANNEL ENHANCEMENT MaS
When a positive voltage is applied to
the gate electrode, minority carriers
(electrons) are attracted from the P-region
to the surface to form the channel. The
surface has an excess of holes (empty
valence states) since it is originally
P-type, and as the electrons are drawn
to the surface of the P-region underneath the oxide, these empty states are filled.
Therefore, a gate voltage is reached at which there are just enough electrons to
fill the empty valence states. At this value of gate voltage the channel is intrin-
sic. For further increases in gate voltage the channel becomes N-type. When this
happens, the surface is referred to as "inverted." Figure 2-41 is an illustration
of the drain current as a function of
drain voltage for an enhancement field-
effect transistor. Because of the nature
of surface states, surfaces change easily
from P-type to N-type, which makes it
quite difficult to fabricate the enhance-
ment FET; they have a tendency to become
depletion-type devices. The surface
resistivity must be kept low to prevent
the channel from forming when there is no
gate bias.
Vd
FIGURE 2-41
DRAIN CURRENT VS DRAIN VOLTAGE
Vertical: lmA per division
Horizontal: 2V per :divlsion
2,2.2 P-Channel Enhancement MaS
The P-channel enhancement MaS utilizes
holes as the majority carriers. The sub-
strate is N-type, and the induced channel
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is P-type. The drain and source regions are P+, and the drain-to-source voltage
is negative. The channel is induced by application of a negative gate-to-source
bias. The drain current as a function of drain and gate voltage is similar to
that shown in Figure 2-41 except that all the voltages are reversed;
The metalized gate electrode shown in Figure 2-40 covers the entire channel
region. It is characteristic of the enhancement-type transistor that the gate
electrode overlaps both source and drain N+ regions. This is necessary to prevent
a high resistance from appearing in series with the source and drain, since no
carriers would be attracted into that part of the channel not included in the gate
electric field.
This geometry, however, results in a large capacitance from gate to drain
and gate to source. The exact value depends on the degree of overlap and the
thickness of the oxide. The thicker the oxide the smaller the capacitance value;
yet, for sensitivity, the oxide must be thin enough to provide high gate fields for
reasonably small gate voltages. To meet these opposite demands, the oxide is
usually made thin over the channel and thick over the N+ regions (P+ regions for
P-channel devices), as shown in Figure 2-42. Also illustrated is the effect of
gate voltage on carriers for both P- and N-types.
Drain(-) Gate
(B) P-Channel
N-Type Substrate
Source
Oxide
Drain(+) Gate
(A) N-Channel
x e
() l (
~ ./
(')
I + :+ '+ :+ :+ + + +; I
N+ )
_t
_tl N+_ t
P-Type Substrate
Source
o id
FIGURE 2-42
OXIDE THICKNESS AND CHARGE ON ENHANCEMENT MOS TRANSISTOR
2.2.3 N-Channel Depletion MOS
The depletion-type MOS is illustrated in Figure 2-43. The channel for this
device is formed at the time when the oxide is fabricated on the surface. The
degree of doping for the channel depends on the saturation current desired at
zero gate voltage. The current that flows with zero gate voltage is higher in
the depletion-type device. since the channel exists at all voltages. The drain
S7
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Source Gate Drain current as a function of drain voltage
is illustrated in Figure 2-44 for an
N-channel depletion MOS transistor.
This device operates for negative
as well as positive bias on the gate. It
is unique in its applications and can be
considered as operating either in the
depletion mode or in the enhancement mode.
N+
I
Oxide
I
N+ J:::::::::::::::::::::::
~N---c-h-a-nn-e-l7 '-------4)
P-Type Substrate )
FIGURE 2-43
DEPLETION-TYPE MOS
Vd
FIGURE 2-44
Operation in the depletion mode
requires a negative gate-to-source bias.
As the gate bias is made more negative,
the channel is depleted of electrons
because of the electric field induced in
the oxide. The field at the oxide-
semiconductor interface is positive and
repels the electrons from the surface.
The result is a decrease in current as
a result of the decreasing conductance
of the channel.
2.2.4 P-Channel Depletion MOS
The geometry for the P-channel is
the same as that of the N-channel deple-
tion MOS. The majority carriers, how-
ever, are holes. This device has all
the characteristics of the N-channel
except that all voltages are reversed.
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DRAIN CURRENT VS DRAIN VOLTAGE
Vertical: 2mA per division
Horizontal: 5V per division
The channel is not as highly doped
as the drain and source regions. Because
of the relatively high free-carrier con-
centration in the channel, it is not
necessary that the gate electrode overlap
the drain. This is referred to as "gate off-set". A small series resistance will
be induced in the channel at the drain when the transistor is operated in the
enhancement mode. The only effect this has on device operation is to increase
the drain voltage at which current saturation occurs. The gate electrode does
overlap the source. If it did not, the series resistance associated with the
source would introduce degenerative feedback, which would have deleterious effects
on device gain. The gate off-set significantly reduces the gate-to-drain feed-
back capacitance.
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The two basic MOS structures are illustrated in Figure 2-45. These basic
structures were first proposed by D. Kahng and M. M. Atalla.*
(0)
( b)
Drain
(c)
FIGURE 2-45
GEOMETRY OF N-CHANNEL MOS TRANSISTORS. (a) TOP VIEW.
(b) CROSS-SECTIONAL VIEW. (c) THE LINEAR STRUCTURE.
The N+ regions of the structure shown in Figure 2-45 are obtained by high-
temperature diffusion of phosphorus impurity into the P-type silicon substrate
by the use of oxide masking techniques.** The N+ region used as the source can
be internally connected to the P-type substrate when the source electrode is fab-
ricated. If it is not, the device is a four-terminal device, with the substrate
acting as the fourth terminal. The other N+ region is the drain and is usually
employed as the output terminal. The source acts as the common terminal for the
input and output.
*U.S. Patent No. 3102230, "Electrical Field Controlled Semiconductor Devices",
filed 31 May 1960 and issued on 27 August 1963 to D. Hahng; and U. S. Patent
No. 3056888, "Semiconductor Triode", filed 17 August 1960 and issued on
2 October 1962 to M. M. Atalla. Some of the materials covered in these two
patents were presented at the IRE-AlEE Solid State Device Research Cong.,
Pittsburgh, Pa.; June 1960 by these authors in "Silicon-Silicon Dioxide Field
Induced Surface Devices".
**For a comprehensive review of the silicon planar technology developments see
G. E. Moore, "Semiconductor Integrated Circuits," Chapter 5 of the "Principle
of Microelectronic Engineering", E. Keonjian, Ed., McGraw-Hill Book Co., Inc.
New York, New York, 1962.
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The input lead, called the gate, is evaporated over the oxide. In this
particular structure the oxide is silicon dioxide. However, work is currently
being done with silicon nitride as the insulator. The Si02 layer is a deter-
mining factor of device characteristics and stability.
The oxide insulator can be grown thermally at high temperature or anodically
at room temperature. Oxide thickness of the order of 1000 ~ is generally used.
Thick oxide reduces the transconductance, gain, and speed of the device for a
given d-c operating point; and very thin oxide makes the reproducibility of the
device difficult.* The metal gate electrode and the metal electrodes that form
the ohmic contacts to the source and drain regions are made by evaporation and
photoresist techniques. Metals such as aluminum, silver, and gold are used.
The linear structure illustrated in Figure 2-45c is well suited for integrated
circuit work. It is easy to interconnect the devices, and there is a natural
isolation between devices on the same substrate.
2.2.5 Drain Current
The equation for drain current is derived by Sah* as:
(2-26)
where
. ID drain current
Va gate-to-source voltage
VD drain-to-source voltage
VT the turn-on voltage if it is positive or turn-off voltage
if it is negative
Co the total capacitance of the oxide layer under the gate
L the channel length as indicated in Figure 2-45c
-J.Ln average surface mobility of electrons in the channel
Equation 2-26 is based on a simplified model of the channel and is valid
only for gradual channels; it ceases to be a good approximation in the region
of the channel where it is pinched-off or nearly pinched off.
*C. T. Sah "Characteristics of the Metal-Oxide-Semiconductor Transistors"
IEEE Trans. ED, July 1964.· p. 324-345.
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If VT in equation 2-26 is positive and VG is zero, the current will be
negative. This cannot be the case in practice. What is indicated here is that
VG must be larger than VT in order to have current flow in the channel; thus
we are dealing with an enhancement transistor. This is easily seen in Figure 2-46,
which illustrates the transfer characteristic of an enhancement MOS transistor.
VT
FIGURE 2-46
TRANSFER CHARACTERISTIC OF
ENHANCEMENT MOS TRANSISTOR
-vG
FIGURE 2-47
TRANSFER CHARACTERISTIC FOR
DEPLETION MOS TRANSISTOR
From Figure 2-46 it can be seen
that current does not flow until some
value of gate voltage (VT) is applied
between gate and source. This is the
voltage required to invert the channel
discussed in Section 2.2.1. Current will
not flow in the channel until the gate
voltage exceeds the transistor turn-on
voltage. The determining factor in the
magnitude of VT is the oxide thickness.
For thin oxides, VT is lower than for
thicker oxides.
If VT is negative, Equation 1 indi-
cates a current at zero gate voltage.
This is the case for the depletion-type
transistors. The transfer characteristic
for an N-channel depletion transistor is
illustrated in Figure 2-47.
Note that for VG = 0 in Figure 2-47,
there is substantial drain current. In
this case VT is the voltage required to
turn off the drain current.
2.2.6 Pinch-off
Equation 2-26 indicates a linear
current-voltage relationship for the MOS.
This is true only in the ohmic region of
the VD - I D characteristic. As the drain
voltage is increased beyond some value
(assuming constant VG), drain-current sat-
uration takes place. At this point, the
channel is in "pinch-off." This is the
pentode region of the VD - ID character-
istic.
The gradual pinch-off of the channel
of'~'n N-type depletion MOS is illustrated
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in Figure 2-48. Assume that the gate electrode is shorted to the source (Va = 0).
For zero applied drain voltage the channel is unconstricted, as is shown in
Figure 2-48a. As the drain voltage is increased from zero in a positive direc-
tion, current begins to flow in the channel. This is point (b) on the curve of
Figure 2-48e.
which appears in the ohmic
which appears in the sat-
These regions are divided
points determined by
From Figure 2-48e it can be seen that
the drain current can be divided into two
The applied voltage is dropped across
the channel, and the effect is to reverse-
bias the gate electrode relative to the
channel. Since the channel resistance is
distributed, the voltage is distributed
along the channel and the most negative
area is that closest to the drain. The
result is an induced depletion region in
the channel, with the greatest depletion
occurring closest to the drain, as is
indicated in Figure 2-48b.
segments: that
region and that
uration region.
by the locus of
As the drain voltage is increased to
correspond to point (c) on the curve of
Figure 2-48c, the depletion region is
further enlarged. At point (d) the drain
voltage equals the pinch-off voltage, and
drain current saturation takes place. At
this point it is assumed that the depletion
region extends across the channel. There
is only a slight increase in drain current
for further increases in drain voltage.
(e)
(ct)
(c)
(b)
(a)
Saturation Region
VG '" 01
ZiG;:::::::>\.
Ohmic
FIGURE 2-48
PINCH-OFF FOR DEPLETION MOS TRANSISTOR
For values of VG - VT < VD Equation
2-26 is valid. However, in the saturation
region, where VG - VT l!; VD, this equation
is no longer valid; the gradual-channel
approximation fails. This condition corre-
sponds approximately to the condition of maximum drain current from Equation 2-26
and can be obtained from it as follows:
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If we set
o and use Equation 2-26, (2-27)
the pinch-off condition is
where VDS is the drain voltage at saturation.
The drain current at the pinch-off condition is given by
(2-28)
~ Co
= --2-
2L
If the drain voltage is further increased beyond the pinch-off voltage
given by Equation 2-28, the pinch-off region lengthens into the channel. Most
of the additional voltage applied to the drain beyond the pinch-off voltage
appears across the length of the pinch-off region and causes little increase in
the drain current.
In the saturation region the channel is said to be pinched off. Yet a
constant current is being conducted from source to drain. In this region space-
charge-dominated currents* are generated in the drain area. This type of current
flow differs from ohmic current flow since the channel drift field now controls
the distribution of mobile charge as well as the charge velocity. It is analogous
in this sense to space-charge current flow in conventional vacuum tubes, where the
plate-to-cathode field gradient determines the space charge.
2.2.7 Determining VT
A rapid experimental determination of the threshold voltage VT can be
obtained from two terminal characteristics. The gate electrode is connected
directly to the drain for the enhancement-mode N-channel device which has VT > 0
and no built-in channel. For the depletion-mode N-channel device a battery
VGG > IVTI (positive side tied to the drain) is used that has a sufficiently
high voltage to pinch off the built-in channel.
*G.T. Wright, Proceedings of the IEEE, Volume 51, p. 1642, 1963.
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In these connections, the device is in the saturation region since
VD = VG + VGG > VDS = VG - VT. Thus the two-terminal drain current can be
obtained from Equation 2-29 by the use of Equation 2-28:
(2-30)
which shows that the onset of the drain current corresponds to a drain voltage
of (VT + VGG ). For devices of the enhancement type, the turn-off voltage VT can
be determined readily from a display of this characteristic without the use of
a gate battery since VT > O. For the depletion type, VT < 0; and a gate battery
of VGG > IvTI must be used to determine the turn-on voltage VT . This slight
additional complication comes from the fact that an N-channel MOS transistor,
which has a P-type substrate, cannot be biased with a large negative drain volt-
age, since then the drain junction would be forward-biased and the large forward-
drain junction current would mask off the pinch-off point.
2.2.8 Determining the gd and ~
The low-frequency values of gd' the drain conductance below saturation, can
be determined from Equation 2-31.
(2-31)
Thus gd decreases linearly with drain voltage and becomes zero at saturation, where
VD = VDS = VG - VT.
The transconductance (gm) is
(2-32)
and its maximum, which occurs at saturation, is given by
(2-33)
Since (VG - VT) = VDS in the saturation region, one can use Equation 2-29, substi-
tute into Equation 2-32, and rearrange such that
(2-34)
The value of transconductance in Equation 2-34 is also appr0ximately the
value of transductance when the device.~s,operated beyond the saturation voltage.
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(2-35)
2.2.9 Frequency Limitations of an MOS Device
The upper frequency limit of an MOS device depends on T, the transit time
of a carrier from source to drain. The transit time is a function of device
channel length (L), the surface mobility (~), and the applied voltage from drain
to source. The equation for transit time is
L2T- --
- ~VDS
The intrinsic gain-bandwidth product for the MOS is
GBW = gm27fCc
(2-36)
where gm is the device transconductance and Cc is the active gate-to-channel
capacitance (in saturation Cc = 2/3 Co), The gain-bandwidth product is directly
related to the carrier transit time as
1GBW = 27fT (2-37)
In actual practice the upper frequency limit may be substantially lower
than 1/27f~ For a lO-micron channel, the upper frequency limit will be several
hundred megacycles per second.
2.2.10 Equivalent Circuit of the MOS
An equivalent circuit of the MOS is illustrated in Figure 2-49.* The
equivalent circuit is composed of six resistors, five capacitors, a constant-
current source, and two diodes.
(2-38)
Resistance r gs represents the
leakage from gate to source, and rgd
is the leakage from gate to drain.
These values are very high, typically
about 1015 ohms.
The series network formed by Cc
and r c is a lumped approximation of
the distributed network of the active
channel. The capacitance Cc is the
sum of the small capacitors distributed
over the active channel area; it is
expressed as
oQc
Cc = ov;:;:g
where Qc is the total channel charge.
Cc is usually a function of the applied
the 'cMOSFET" , Electronics, December 14,
6S
FIGURE 2-49
EQUIVALENr CmCUIT FOR MOS FET
OPERATING IN THE PINCH-OFF REGION
Source
*D. M. Griswold, "Understanding and Using
1964, p 66.
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gate and drain voltage. In saturation, this simplifies to:
(2-39)
where Ac is the gate area overlying the active channel and Cox is the oxide
capacitance per unit area. Typically, oxide thickness Tox = 1000 angstroms, so
that Cox = 10-8 Farads/Cm2 .
The capacitance Cc charges and discharges through the channel resistance r c '
The channel resistance, in turn, is composed of innumerable series and parallel
resistors between the source, or drain, and the points in the channel where the
individual channel-to-gate capacitances take effect. The high-frequency perform-
ance of the MOS is strongly dependent on the r c Cc time constant.
When the MOS is operated in the saturation region, it appears as a constant
current source. For this reason the active portion of the circuit is depicted
as a constant current source with a value of ~ec' The low frequency value of
gm can be obtained from the VD - ID characteristic as
(2-40)
Resistance rd in parallel with the current generator, gmec' represents the
dynamic output resistance of the transistor. It can be determined by the slope
of the output characteristics as
In the pinch-off region, rd is several orders of magnitude larger than
parasitic resistances. The parasitic resistances appear in series with the
source and at the drain.
(2-41)
any
Resistances rd and r~ represent those portions of the source-to-drain
channel which are not controlled by the transistor's gate. These parasitic
resistances are mostly caused by the metal-to-semiconductor contact of the source
and drain regions. However, when the gate electrode is offset from the drain
(depletion-mode transistor), that portion of the channel resistance not under the
gate electrode is included in rd.
The only effect of rd is to shift the value of the external drain voltage
required to obtain drain current saturation. However, r~ appears as a common
element to the input and output circuit and therefore induces degenerative feed-
back. It lowers the external terminal transconductance, gm' which is expressed as
(2-42)
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is illustrated in Figure 2-50a. The signal
This circuit has a high input impedance and
The circuit provides a voltage gain greater
where gmo is the internal transconductance. To keep r~ as small as possible, the
gate electrode always overlaps the N+ source contact.
Capacitances Cgd , Cds' and Cgs are the physical case and interlead capacitances
between gate and drain, gate and source, and drain and source. Capacitances Cgd
and Cgs also include any capacitances that are not dependent on voltage, such as
that contributed by the physical overlap of the insulated gate over the source or
drain. Cgd is reduced significantly when gate off-set is used for depletion-mode
devices. Capacitance Cds includes the capacitances of Dl and D2 .
Capacitance Cgd represents the intrinsic gate-to-drain capacitance, which
decreases as the channel voltage approaches the pinch-off region. This capacitor
is quite significant since it determines the degree to which drain-current satura-
tion is achieved.
Diode Dl represents the junction formed between the N+ drain region and the
semiconductor substrate; D2 is the junction formed between the N+ source region
and the substrate. Dl and D2 are back-to-back diodes in parallel with the channel.
At high frequencies the diodes contribute an equivalent series RC network that
affects the output admittance.
2.2.11 Amplifier Circuits
There are three basic single-stage circuit configurations in which the MOS
is used. Each has its advantages in a particular application.
2.2.11.1 Common-Source
The common-source configuration
is applied between gate and source.
a medium-to-high output impedance.
than unity, which is given by
A (2-43)
where gm is the transconductance, rd is the drain resistance, RL is the effective
load resistance, and the minus sign indicates the phase reversal from input to
output. If an unbypassed resistance is introduced between the source and ground
as shown in Figure 2-50a, degenerative feedback is induced in the circuit. The
common-source voltage gain At with an unbypassed source source resistor is
(2-44)
where Rs is the unbypassed source resistance. The output impedance, 20 , is
increased by the unbypassed resistor:
rd + (gm rd ...+ 1) Rs
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2.2.11.2 Common-drain Circuit
(2-46 )
(2-47)
This circuit finds application
where an impedance transformation from
high to low is required and where low
input capacitance is desirable. The
input is injected between gate and
drain, and the output is taken between
source and drain. This circuit pro-
vides 100% degenerative feedback. Its
gain is given by
Since the amplification factor, ~, is
usually much greater than unity, this
reduces to
RG=Gate Resistor
RS=Source Resistor
G
G
FIGURE 2-50
B=Bulk Gate
D=Drain
G=Control Gate
S=Source
A
C
B
This circuit arrangement, illustrated in Figure 2-50b is sometimes referred
to as a "source follower." The input impedance is very high, but the output
impedance is low. There is no phase
reversal between input and output. The
distortion is low, and the voltage gain
is less than unity.
THE THREE BASIC AMPLIFIER
CONFIGURATIONS FOR A FET;
(A) COMMON-SOURCE OPERATION
(B) SOURCE-FOLLOWER OPERATION
(C) COMMON-GATE-OPERATION
The input resistance is Ra when RG is
connected to ground. If RG is returned
to the source contact of the MOS, the
input resistance Ri is given by
RG
Ri = (1 - A') (2-48)
If the load is resistive, the input capacitance of the source follower is reduced
by the negative feedback:
(2-49 )
The output resistance is given by
(2-50 )
Since ~ gm rd and is usually much greater than unity,
where
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(2-51)
2.2.11.3 Common-Gate Circuit
The common-gate circuit (Figure 2-50a) is used to transform from a low to a
high impedance. The input impedance of this configuration has approximately the
same value as the output impedance of the source-follower circuit. The gain is
given by:
A (2-52)
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FIGURE 2-51
DRAIN RESISTANCE CHARACTERISTICS
2.2.12 Variable Resistor
The MOS can be used as a variable
resistor or voltage-controlled attenu-
ator. A variation in gate voltage
causes the drain-to-source resistance
to vary. Within a certain range of
gate voltage this resistance change is
linear. Figure 2-51 is an illustration
of the variation of drain resistance
with gate voltage. For high negative
voltage the characteristic is linear
and the range is from 5K to 1M ohm.
2.2.13 SWitching Times
FIGURE 2-52
SWITCHING TRANSIENTS IN A P-CHANNEL
MOS TRANSISTOR INVERTER CIRCUIT
r
C'd
t l .....---11-=-,
LJt
For switching application~ such as the inverter circuit shown in Figure 2-52,
the switching times consist of both the time constant of charging and discharging
the channel and the time constant
associated with load resistance, RL,
and capacitance, Cld. This capacitance,
I
C d., consists of the drain-junction
capacitance and the stray capacitance
of the device header and package and
associated circuit wiring. During
the turn-on transient, the time con-
stant for charging the channel domi-
nates over RLCl d , while during the
turn-off transient, RLC'd dominates.
Consider the turn-on transient as illustrated in Figure 2-52 for a P-channel
device without a built-in channel. The device is initially in the off state, with
a negative drain voltage, VDD, and zero gate voltage. At t = 0, a negative gate
voltage is applied which is sufficient to induce a hole channel and cause holes to
flow down the drain from the source and discharge the capacitance C'd' which is
initially charged up to a charge of -VDD . If the time constant, RLC'd' is
large compared with the time constant of the channel, the discharge time of C'd
is essentially the time constant of the channel since during this time the
*C. T. Sah, op. cit. 69.!,
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build-up of charge on C'd by the load current flowing through RL from the VDD
battery is negligible. The channel time constant is an intrinsic property of a
given device and depends on the device geometry and material properties.
This time constant is the transit time of the electrons across an N-type
channel for the case of constant electron mobility and is the same as
Equation 2-35:
From this equation it is seen that the channel time constant decreases
as the drain voltage is increased beyond VDS ' If the value of VDS
(2-53)
slightly
2u.uI DS
11 Cc
~here Cc is the total effective gate capacitance, which equals 2/3 Co
tion) is substituted into Equation 2-53 the following expression for
time constant is obtained:
in satura-
the channel
(2-54)
A numerical example will illustrate the contributions from various sources on
the sWitching time of the turn-on transient. For a P-channel MOS transistor sWitch,
the following numerical values are typical: channel length, L, 10 microns;
channel Width, Z, 250 microns; bulk resistivity, 10 ohm-cm corresponding to a
donor impurity concentration of 4 x 1014 atoms/cm3; average surface mobility of
holes, 100 cm2/v-sec; oxide thickness, Xo' 1000A. The total gate capacitance
(Co) is given as
where
dielectric constant of the oxide (~4.0)
permissitivity of free space (8.85 x 10-14 farad/em)
[4.0 (8.85) 10-14 (250) 10-4 (10) 10-4]
1000 X 10-8
0.885 x 10-12 farads
0.885 pf
In the saturation region the effective gate-to-channel capacitance is
Co = 2/3 Co
Therefore, Cc = 0.590 pf.
Assuming that the device is swi.tched on by a gate voltage to a steady-state
drain current in the saturation region of I D = IDS = 10 rna, then the saturation
drain voltage can be calculated from Equation 2-29 as
..
70 .. ,
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VDS
VDS 15
and
Cc VDS
IDS
0.590 X 10-12 X 15
10-2
This is the value of the electron transit time or the charging and discharging
time of the channel for the given conditions. The gain-bandwidth product for such
a device is
GEW 1
27r't'
1
(6.28)(885)10-12
GEW = 180 Mc
Let us compare the channel time constant with RL Cl d . Assume RL = 1000 ohms.
The capacitance associated with the drain-to-substrate is about 0.1 pf in a typical
device. The drain lead capacitance through the header is about 0.5 pf for a TO-5
package. Other stray capacitance associated with the circuit wiring may be as
high as 3 pf. Assuming 3 pf, it can be determined that RL Cl d = 3000 X 10-
12 sec,
which is considerably greater than the channel time constant of 885 x 10-12 sec.
The turn-on time constant is determined by the transit time.
However, the relative importance of the circuit and channel time constants
is reversed during the turn-off transient. The drain-voltage transient decreases
toward -VDD (see Figure 2-52) more slowly since the capacitance Old must be
charged up to -VDD through RL• Thus the turn-off time constant is approximately
RLCl d = 3000 X 10-12 sec. If the circuit time constant is comparable to the
transit time, the total sWitch-off time constant would then be given approximately
by the sum of these two time constants. The total switching time (turn-on plus
turn-off) is limited by the circuit rather than the device.
2.2.14 SWitching Applications
The enhancement-type transistor is well suited for digital circuit applications
because direct-coupled signal inversion 1s possible with no need for level shifting
between stages. Characteristics of the devices that are important in this appli-
cation are illustrated in Figure 2-53, which displays the output and transfer
characteristics of both N-type and P-type enhancement-mode MOS transistors. Of
particular importance is the fact that the saturation voltage (VD Sat) is less
than the threshold voltage (VT); this characteristic of MOS devices enables the
circuit designer to construct extremely simple direct-coupled logic circuits.
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Drain-to-Source Voltage
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(ID) ~=============:.. Va = VT
(VD)
Drain
Current
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aate-to-Source Voltage (Va)
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(ID)
Gate-to-Source Voltage (Va)
Trar.sfer and output characteristics
for a typical p-channel enhancement-
type MOS device.
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Current
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Drain-to-Source Voltage (VD)
Transfer and output characteristics
for a typical p-channel enhancement-
type MOS device.
FIGURE 2-53
MOS DIGITAL CIRCUIT*
2.2.15 MOS Digital Circuits*
The potential advantages of MOS devices in integrated digital arrays can be
realized only if proper consideration is given to circuit choice. Although many
circuit configurations are possible, only one or two take advantage of the unique
properties of MOS devices to achieve a high figure of merit of functional com-
plexity per unit at high yield. Before logic and storage circuits are discussed,
four possible MOS inverter circuits will be considered. Each will be evaluated
for application in an integrated circuit, not as a circuit constructed from dis-
crete components.
To simplify the discussion and to use only positive voltages, it is assumed
that all the examples shown for single-channel MOS circuits use N-channel devices.
If all voltages are reversed, the same results can be achieved with P-channel
devices. In fact, P-channel arrays, because of their somewhat simpler processing,
are more common than N-channel arrays at present.
Figure 2-54 shows an inverter that uses an MOS inverting transistor and a
resistor. In integrated form, this circuit is a very poor choice. For small MOS
structures, a high value of resistance is required (greater than 10,000 ohms). If
the resistor is formed by the source and drain diffusion, it occupies too large an
area. If a separate diffusion is used, or if the resistor is formed as a thin
film over the oxide, the processing is increased in complexity. In either case,
the figure of merit for the circuit is reduced.
*R. D. Lohman, "Applications of MOS FET's in Microelectronics", SCP and Solid
state Technology, March 1966.
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FIGURE 2-54
INVERTER USING MOS TRANS ISTQRAND A RESISTOR
WITH TYPICAL LOAD LINE
Figure 2-55 shows an inverter that uses a depletion-type MOS transistor as a
load for an enhancement-type MOS inverter. (A depletion-type MOS transistor is
one that conducts appreciable current with zero bias between gate and source.)
Input.-.-_11Q,
....
Output
Drain ON ~ Load Line
Current ~(ID) n~---=-_
Ql OFF
/'
Drain-to-Source Voltage (VD)
FIGURE 2-55
INVERTER US ING DEPLETION-TYPE MOS TRANS ISTOR AS LOAD
FOR ENHANCEMENT-TYPE MOS INVERTER, AND TYPICAL LOAD LINE
This circuit has a number of advantages. First, its area is potentially very
small because it consists only of MOS devices. Second, the shape of the load line
that results is capable of improved speed as compared with an ohmic resistor.
From a processing standpoint, however, it suffers from the disadvantage that two
types of MOS devices,with different threshold voltages, are required. The result-
ing processing complexities tend to .lower its figure of merit drastically.
Figure 2-56 shows an inverter that uses an enhancement-type MOS transistor
connected as a source follower to serve as a load for the inverting MOS transistor.
Although this circuit is a poor choice from a discrete-component point of view,
it possesses a very high figure of merit considered in the light of digital inte-
grated arrays. First, it uses the absolute minimum area because, to operate at
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Drain-to-Source Voltage
FIGURE 2-56
INVERTER USING ENHANCEMENT-TYPE MOS TRANSISTOR
CONNECTED AS SOURCE FOLLOWER AS LOAD FOR INVERTING
MOS TRANSISTOR, AND TYPICAL LOAD LINE
all, the load MOS device must be smaller than the inverting MOS device. Second,
the processing required to fabricate the circuit is also minimum because the load
MOS device is made by the same process as that used for the inverter MOS device.
The operation of the circuit depends on the control of the ratio of the transcon-
ductance of the two devices. Although the absolute value of the transconductance
depends on a number of factors, including the oxide thickness under the gate, the
ratio is determined by the geometries of the two devices. When accurate masks are
used, therefore, the ratio can be held constant even with variations in processing.
The final inverter circuit to be considered is shown in Figure 2-57. It
consists of a pair of complementary MOS devices connected in series, with the
Inpu
Drain-to-Source
Drain
Current
( ID)
Ql OFF
VDD I
Voltage (VD) Drain-to-Source Voltage (VD)
FIGURE 2-57
INVERTER AND LOAD LINES
(USING COMPLEMENTARY MOS DEVICES)
gates connected to each other and driven by the input signal. When the input
signal is zero, the P-channel device is. on and the N-channel device is off. The
reverse is true when the input signal is positive. Each device, when on, is
required to supply a direct current equal to only the leakage current of the
other device. During a transistion of the input signal, however, capacitive loads
.'.
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are charged through the low output impedance of one or the other of the two
devices. Thus, although it requires very low standby power, the circuit is
inherently fast. The load lines in Figure 2-57 indicate the very low standby
power. The figure of merit for the circuit is not as high as for the source-
follower circuit shown in Figure 2-56, because slightly more area is required and
the processing is considerably more involved. Despite these disadvantages, arrays
of complementary MOS circuits are beginning to find applications where either very
low standby power or high speed is important enough to compensate for the reduced
figure of merit.
The total power dissipated, neglecting the standby power, in a complementary
MOS circuit during sWitching is given by
P==CL VDD
2 (2-55)
where CL is the total output capacitance and VDD is the supply voltage.
2.2.16 Single-Channel Arrays
The basic circuit shown in Figure 2-57 can be developed into a wide variety
of digital circuit arrays. Parallel connection of the inverter transistor forms
a NOR gate, as shown in Figure 2-58. Figure 2-59 shows how a NAND gate can be
FIGURE 2-58
NOR GATE US ING PARALLEL
CONNECTION OF MOS TRANSISTORS
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~ • C
A
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FIGURE 2-59
NAND GATE USING SERIES
CONNECTION OF MOS TRANSISTORS
formed by series connection of the inverting transistors. When the NAND gate of
Figure 2-59 is used in conjunction with the NOR gate of Figure 2-58, the resulting
configuration offers a high degre~ of logic flexibility. However, the series
connection suffers from the disadvantage that the inverter transistors must be
tWice as large as their parallel counterparts to maintain the same control of
logic levels. ~:i
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2.2.17 MOS Noise
In the MOS transistor, three mechanisms give rise to gate noise and thus
input noise in an amplifier.* The main source of noise at high frequencies** is
thermal noise due to random fluctuations in the free-carrier concentration in the
channel. Noise figures comparable to low-noise vacuum tubes are obtained at
frequencies above 50 Me.
The low-frequency noise spectrum,t which may extend up to tens of megacycles
per second in some devices, is controlled by the fluctuations in the number of
electrons occupying surface traps; it resembles an f-n distribution. The value
of n is generally between 1 and 2, and the spectrum extends down to very low fre-
quencies. Shot noise is produced by fluctuations of the individual charges as
they drift and diffuse toward the surface. Leakage noise is associated with the
small flow of current through the oxide.
*A. G. Jordan and N. A. Jordan, "Theory of Noise in Metal Oxide Semiconductor
Devices", Transactions of IEEE ED, March 1965, p. 148
**A. Van der 2iel, Proceedings of IRE, Vol. 50, p. 1808, "Thermal Noise In
Field-Effect Transistors", 1962
tAo G. Jordan and N. A. Jordan, "Noise in MOS Devices", Solid-State Devices
Research Conference, Boulder, Colorado, 1964; and
C. T. Sah, "Theory and Experiments on the l/f Surface Noise of MOS Insu1ated-
Gate Field-Effect Transistors", Solid-State Devices Research Conference,
Boulder, Colorado, 1964
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PACKAGING AND INTERCONNECTIONS
T H R E E
3.1 General Requirements of Ie Packale
One of the major considerations in applying integrated circuits to a
particular system is selecting the proper IC package. In this regard, certain
factors merit special attention by both the manufacturer and the user.
The device* manufacturer has primary responsibility for the reliability of
the IC package, whether he fabricates the package or purchases it. The deVice
manufacturer, then, must consider such characteristics as mechanical integrity,
hermetic seal, lead stresses, etc.
The user of the device, of course, is concerned also with package reliability;
he also investigates characteristics such as space efficiency and design flexi-
bility.
General requirements of an IC package fall under the following headings:
• Mechanical integrity
• Electrical requirements
• Hermetic seal
• Thermal transfer
• Space efficiency
• Design flexibility
• Special requirements
• Low cost
These requirements are discussed briefly in the following paragraphs.
*"Device" is defined as· the integrated circuit plus its package.;: .. , .~ 77
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3.1.1 Mechanical Integrity
During fabrication and operation, the IC package must withstand exposure to
certain levels of shock, acceleration, vibration, soldering or welding heat,
temperature cycling, thermal shock, moisture, and lead stresses. MIL-STD-202
tests are designed to ensure that the package will withstand the stresses
encountered in device assembly (installing the chip into the package and perform-
ing the final seal), system fabrication (mounting and attaching the package to
the mother board), and system operation.
3.1.2 Electrical Requirements
Electrical requirements of the IC package include the following:
(1) The number of
circuit chip.
strength), or
leads must be sufficient to accomodate a fairly complex
Unused leads can be used for package tie-down (extra
may be clipped off.
(2) The package must avoid excessive distributed capacity and inductance.
(3) In many applications, the package must be capable of providing
electrical shielding.
3.1.3 Hermetic Seal
Another fundamental requirement of an IC package is that its internal
environment remain constant; variations in this environment can cause failure
mechanisms to be generated within the device. Although an exact correlation
between leakage rate and device life is extremely difficult to establish, packages
-8
with a leakage rate of less than 10 cubic centimeters per second have proven
to be reliable from a hermetic standpoint. This rate, usually measured by a
helium leak detector, is equivalent to the leakage of one cubic centimeter of air
in ten years, at a pressure differential of one atmosphere.
3.1.4 Thermal Transfer
The operating temperature of an integrated circuit is a major factor affecting
its reliability. Of the three methods of heat transfer lconduction, convection,
and radiation (see Figure 3-1)), conduction can generally transfer the most heat;
thus the IC package should be Constructed of materials that have high thermal
conductivity.
7B
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CONVECTION
HEAT SINK
RADIATION 3.1. 5 Package Space Efficiency
For maximum utilization of space,
~ AIR FLOW the package should conform closely to
the shape of its contents. Standardized
packages are often unable to meet this
criterion, but the "poor fit" can
offset by increasing the circuit
functions (i.e., more or larger chips).
FIGURE 3-1
HEAT-TRANSFER MODES OF IC PACKAGE
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3.1.6 Design Flexibility
The device user requires that the
IC package have certain features which
facilitate handling and assembly.
These features, collectively called
"flexibility", include the following:
(1) The package must be easily handled during device manufacturing, testing,
shipping, and fabrication into a particular equipment. Handling
difficulties encountered during any of these phases will result in an
increase in equipment costs and generally a decrease in reliability.
(2) The package must be amenable to various mounting techniques (planar,
stacked, on edge, etc.); to the standard interconnection methods
(flow-soldering, dip soldering, welding, or thermocompression bonding;
and to various me~ns of heat dissipation.
(3) The package should have high-density potential. Integrated circuits
play a major role in microminiature systems, where high-density
packaging is mandatory.
3.1.7 Special Requirements
The package should be resistant to corrosion or other physical change due
to external reactive agents (electrical fields, moisture, etc.). In some cases,
the package may also have to be immune to light radiation because of the type of
circuit enclosed. For example, Texas Instruments produces an Optoelectronic Pulse
Amplifier (SNX 1304) which requires an opaque case to protect a light-sensitive
diode.
For electrical shielding, the package may have to be made of metal, with one
of its leads electrically connected to the case for grounding purposes.
3.1.8 Package Costs
Naturally, the cost of the package should be as low as possible. For many
devices, however, the cost of the package is greater than that of the silicon
circui t die.
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3.2 Available Package Types
The two most widely used IC packages are the modified TO-5 transistor
package and the flat pack. These two packages are discussed in this section.
3.2.1 Modified TO-5 Package
Modified TO-5 assembly methods are extensions of the techniques applied
in the production of standard transistor packages. Since the modified TO-5
package typically has 10 leads, compared with the 3 or 4 of the standard transistor
package, the pin-circle diameter of the former is slightly larger (0.230 inch vs.
0.200 inch). An exploded view of the modified TO-5 package is shown in Figure 3-2.
The materials used in the header are Kovar (a nickel-iron alloy) for the leads
and eyelet, and type-7052 glass for the preform. The can may be made of German
silver, Kovar, or nickel. Kovar and 7052 glass are usually used since they have
similar coefficients of thermal expansion (see Figure 3-3) and provide a matched
seal.
o MONOLITHIC';;:~"::'f /CIRCUIT DIE
CAN 1~\.,' JSOLDER
.. U ~.. ......KOVAR EYELET
WIRE BONDS (10) / .' '1
BONDING ISLAND ~ ••,~:
7052 GLASS-""
KOVAR LEADS (10)
FIGURE 3-2
EXPLODED VIEW OF TO-5 PACKAGE
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FIGURE 3-3
THERMAL EXPANSION CURVES
The Kovar leads are enclosed in the glass preform and assembled to the eyelet.
The glass, leads, and eyelet are sealed by fusion in an oven at 1000°C. After
this sealing process, the entire assembly -- called the llheader" -- is cleaned, and
the leads are clipped off to obtain the desired post height. The header is then
plated with ~.OOOI inch of gold cyanide. The monolithic die (dice) is bonded to
the header by (1) inserting a gold-silicon preform between the die and the header;
(2) placing a weight on top of the assembly, and (3) heating the entire header
stage to approximately 395°C. The gold-silicon eutectic is reached as a result
of the heat and pressure, and the die,preform, and header are fused together. The
circuit is then wirebonded to the posts and baked in an inert atmosphere at 200°
to 300°C for approximately 30 minutes.
so.
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In the case of hybrid circuits utilizing a ceramic disc, the pattern on
the disc corresponding to the location of the disc is metalized with molymanganese.
The substrate is then gold-plated, with the gold adhering only to the metalized
area. The disc is affixed to the header by brazing, the dice are bonded to the
metalized pads of the ceramic with a germanium-gold eutectic, and the dice are
interconnected and wire-bonded to the posts.
After the circuit is checked electrically on the header, the can is welded to
the flange of the eyelet. The welding is done in a controlled atmosphere to ensure
stability of the circuit under operating conditions.
3.2.1.1 TO-5 Thermal Characteristics
Figure 3-4 is a cutaway view of the modified TO-5 package, with heat-flow
paths indicated. Most of the heat is conducted from the chip to the header
assembly. The header assembly then conducts the heat radially to the lip and
sides of the package, where it is transferred to the atmosphere by convection and
radiation.
The heat-dissipating capability of
the modified TO-5 package can be improved
by either of two methods. A metal con-
tainer (with or without tins) can be
fitted over the top of the package to
increase its surface area, or forced
air cooling may be used.
FIGURE 3-4
THERMAL PATHS IN TO-5 PACKAGE
The most significant thermal para-
meters in IC packages are the junction-
to-case and junction-to-ambient thermal
resistances (B JC and BJA' respectively).
Values of these parameters vary among manufacturers, but are typically 80 o c/w for
BJC and 180°C/W for BJA • The BJC of a hy~rid circuit mounted in the TO-5 package
is approximately 10% higher than in standard circuits because of the ceramic disc
between the chips and the header assembly.
3.2.1.2 TO-5 Space Efficiency
The space efficiency of an IC device utilizing the TO-5 package is generally
poor, since the circuit usually occupies only a small fraction of the package
height (see Figure 3-3). One means of reducing the void space is to apply hybrid
techniques to silicon monolithic circuits. Each silicon circuit is mounted on a
ceramic wafer having a diameter approximately that of the TO-5 chip mounting area.
The ceramic discs are then stacked in layers to a height sufficient to fill the
package (0.180 inch). The individual monolithic circuits are interconnected with
fine gold wires and terminated at the external leads. This method of increasing
_ ''''!'l'':0I'
space efficiency requires elaborate fabrication equipment and is quite costly.
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The space efficiency problems associated with the TO-5 have led to the
development of a low-profile variation of this package. The newer design, known
as the modified TO-47, is illustrated in Figure 3-5, with the TO-5 shown for com-
parison. In spite of its greater inherent space efficiency, the To-47 has not
approached the level of usage of the TO-5, because of the To-47's higher cost
and lower power-dissipation capability.
Also detrimental to the space efficiency of the TO-5 is the inefficient
utilization of lateral area. The IC die is always square or rectangular, since
it is impractic.al to perform die separation in a manner that yields circular
dice. These cornered dice do not conform closely to the circular mounting area
on the TO-5 header (see Figure 3-6).
FIGURE 3-5
MODIFIED TO-5 AND To-47 DESIGNS
FIGURE 3-6
IC DIE IN MODIFIED TO-5 PACKAGE
3.2.1.3 TO-5 Design Flexibility
As mentioned earlier, the IC package should have features that facilitate
handling and assembly. The modified TO-5 has become a standard package; thus
most semiconductor and electronic-system manufacturers have the equipment for
handling it efficiently. Also, the fixtures used in manufacturing, testing,
shipping, and installing the package are available from a variety of vendors at
reasonable prices.
Another design-flexibility requirement is that the package be amenable to
various mounting techniques. The TO-5 package can be either plugged into the
board or embedded in the board, as illustrated in Figure 3-7. The former method
is preferred. In either method, the interconnection pattern required for the
package leads creates an area that must be avoided by other printed conductors
3-6
PLUG.IN MOUNTING
FIGURE 3-7
TWO METHODS OF MOUNTING
TO-5 PACKAGE ON BOARD
on both sides of the board. The surface
(plug-in) method yields insufficient
clearance between the islands to route
additional circuitry. In the other
mounting method (embedding), there is
sufficient area between the islands
(because of the increased diameter of
the interconnection pattern) for
additional conductors; however, the
0.325-inch hple required to accept the
package poses a restriction. Thus the
interconnection pattern problem and
the fact that only two mounting methods
are obtainable restricts the design flexi-
bility of the modified TO-5 package.
Plated.through holeSolder
I ~.~
0.320 in. ~ CIIIr
~-IOOO'2~70~in.I-=~~ ,~
Solder Lond
EMBEDDED CAN I ~
(Ieod. plugged In] ~ cr-
~~~o.ri~:O:
0.2B5
in. ~ ~
J~~0.500in~
Generally, the TO-5 package is secured to the mounting area by a solder-dip
or reflow process. Welding techniques such as parallel gap, axial, and electron-
beam are seldom used for the TO-5 package because of the cylindrical geometry of
the individual leads and the overall package.
The modified TO-5 package has a low-density potential relative to the flat
package. The e~~ective area o~ the TO-5 package is 0.160 square inch, and its
volume is 0.042 cubic inch. As a result, its theoretical density potential (with
sur~ace mounting) is approximately 24 circuits per cubic inch, or 40,000 per cubic
~oot. Additional items such as interconnecting and heat-dissipating devices will
reduce the density even more. With mounting boards that have conductors on both
sides and su~~icient adjacent area ~or heat trans~er, a maximum o~ two TO-5 10-lead
packages per square inch is obtainable. With multi-layer boards (to be discussed
later), the density can be increased to approximately 7.5 packages per square inch.
3.2.1.4 TO-5 Package Costs
The modi~ied TO-5 package is inexpensive compared with the ~lat package.
A typical cost is 10 to 12 cents per package in quantities of 10,000 or more.
Since the TO-5 package has been in existence for at least five years, the present
price probably will not decrease signi~icantly.
Several manufacturers have produced packages similar to the TO-5, but o~ an
epoxy material. These packages can be produced for less than 5 cents each in
large quantities. However, some epoxy materials have a tendency to absorb water
and have a large thermal-expansion coe~~icient, so that the hermetic seal may be
less reliable than that of the TO-5. For this reason, the epoxy package has thus
far found its greatest use in commercial applications.
83,,·
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3.2.2 Flat Pack
Many types of IC flat packages are being produced, in various sizes and
materials. These packages are available in square, rectangular, oval, and
circular configurations with 10 to 60 external leads. The package can be made
of metal, ceramic, epoxy, glass, or combinations thereof. Only the ceramic flat
pack will be discussed, since it is representative of all flat packs with respect
to general package requirements.
Construction of the ceramic flat pack is illustrated in Figure 3-8. The
Kovar leads, which are attached within a frame, are inserted into the castellations
of the ceramic mounting base. A 7052 glass substance is applied to the castellated
area, and the assembly is placed in a furnace operating at 1000°C. The 7052 glass
is fused to the ceramic base and Kovar leads, creating a hermetic seal. (The
castellations in the mounting base provide additional strength to the body-to-
lead seal.)
The die bonding is followed by
bonding gold or aluminum wires between
the bonding islands on the IC die and
the inner portions of the package leads.
After the leads are sealed to the
mounting base, a rectangular area on
the inside bottom of the base is treated
with molymanganese. This metalization
provides a surface suitable for bonding
the IC chip to the base. The lead frame
is then cut away from the secured leads,
and these leads and the metalized area
in the bottom of the package are gold
plated. The die is then attached via
gold-silicon eutectic bonding.
GLASS SOLDER FOR
HERMETIC SEAL
MONOLITHIC CIRCUIT DIE
E'IGURE 3-8
GOLD PREFORM FOR
BONDING CIRCUIT
DIE TO PACKAGE
CERAM IC COVER
~~ IO~~i;S:~~:f~~fA~~~:~"E.14-LEAO 250" .145/ '. BY .050" PACKAGE
LERAMIC FLAT PACKAGE •
BEFORE KOVAR LEAD
FRANE IS TR IMMEO OFF
EXPLODED VIEW OF CERAMIC FLAT PACK Following the wire bonding, a glass-
solder preformed frame is placed on top
of the mounting base. One surface of the ceramic cover is coated with Pyroceram*
glass, and the cover is placed on top of the mounting base. The entire assembly
is placed in an oven at 450°C, causing the glass solder and Pyroceram to fuse
and seal the cover to the mounting base.
,.,'
*Trademark of Corning Glass Company.
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3.2.2.1 Flat-Pack New Fabrication Technique
Considerable effort is being devoted to eliminating the fine wires
connecting the circuit to the Kovar leads. The omission of these wires would
materially reduce the cost of integrated circuits by eliminating the bonding
labor. This design improvement would enhance reliability by precluding a poten-
tial cause of circuit failure.
A promising fabrication technique is the face-down (flip-chip) mounting
method, in which conductive patterns are evaporated inside the package before
the die is attached. These patterns connect the external leads to appropriately
located pedestals on the interior surface of the package. The location of these
pedestals corresponds to the bonding pads on an integrated circuit die. The die
is then inverted over the pedestals, which are brazed to the circuit bonding
pads (see Figure 3-9). This technique requires precise registration of the
circuit die pads and pedestals, and must be further developed before it can be
applied to production devices.
3.2.2.2 Flat-Pack Thermal Characteristics
Figure 3-10 is a cutaway view of the flat pack, with the heat flow indicated
by arrows. Heat generated by the silicon die is radiated into the interior and
conducted into the mounting base. The heat quickly reaches the package outer
surface because of the close contact of the die with the package and the
FIGURE 3-10
~'""~
I BONDING PADSON SURFACE
KOVAR LEADS
FIGURE 3-9
FLIP-CHIP TECHNIQUE
." ,. BS
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CUTAWAY VIEW OF FLAT PACK,
SHOWING HEAT-FLOW PATHS
FIGURE 3-11
SPACE EFFICIENCY OF FLAT PACKAGE
high thermal conductivity of the package material (alumina). The flat pack has
a lower 8 JC than the TO-5 package, with a typical value of 40
o c/w (vs. 80°C/w
for the TO-5). However, its 8JA is higher than that of the TO-5 package (typi-
cally 250 o C/W vs. 180°C/W) because of its relatively small surface area.
The low 8 JC of the flat pack allows efficient removal of heat from the
pack by conduction to the heat sink through a thin strip of metal placed under
the pack. For this reason, heat transfer by conduction is commonly used today
in high-density packaging. It is discussed in detail in Section 3.3.3.
3.2.2.3 Flat-Pack Space Efficiency
The internal volume of the flat pack can be utilized efficiently for
integrated circuits. The rectangular flat pack conforms closely to the rectan-
gular or square silicon IC die (see Figure 3-11). The external leads are
brought into the pack through the walls, leaving the base area unobstructed and
available for large dice. The thin
package helps to minimize the internal
unu~ed space. The silicon circuit often
consumes 80% of the available mounting
space inside the flat pack.
3.2.2.4 Flat-Pack Design
Flexibility
Holding the flat pack secure for
fabrication, testing, shipping, and
installation constitutes a major problem.
The package is very small (1/8 x 1/4
X 1/16 inch), and its leads are quite
delicate (measuring 0.004 x 0.012 inch). Fixtures used in retaining the flat
package are discussed in detail in Chapter 4.
Design flexibility is greatly enhanced if alternative means can be employed
for mounting the package to a surfaGe. The flat pack can be mounted in several
ways: surface, stacked, or on-edge, with the first of these generally preferred.
One interconnection pattern for the flat pack is shown in Figure 3-12.
The package leads are attached directly to the printed conductor and additional
printed circuitry is routed underne~th the package. An insulating substrate is
placed between the printed conductors arid the package during assembly, and an
epoxy is applied to secure the package in place. Naturally, the insulating
BS
3-10
No obstructions to far-side circuitry
Circuitry under
Insulating pad
FIGURE 3-12
INTERCONNECTION PATTERN FOR FLAT PACKAGE
pad causes an increase in thermal
resistance (by about 5°C/W) between
the package and the mounting area.
Another feature of this type of
mounting is the absence of obstructions
to printed circuitry on the opposite
side of the mounting board. In many
designs, flat packs are mounted on
both sides of the board, directly
opposite each other. The package leads
are attached to the printed conductors
by soldering or welding. The most
promising technique for lead tie-down
appears to be welding.
The flat pack has high-density
potential because of its small size,
unique interconnection pattern, and
adaptability to microminiature heat-dissipating techniques. The effective area
of an 1/8 x 1/4 x 1/16 flat pack is 0.0875 square inches, and its volume is
0.00031 cubic inches.
The theoretical density potential of the pack is 324 per cubic inch. Taking
interconnections and heat conductors into consideration, only 2.5 packages per
square inch are practical on mother boards with circuitry on both sides. The
use of multilayer boards increases this to nine packs per square inch.
3.2.2.5 Flat-Pack Costs
The flat pack is relatively expensive compared with the modified TO-5.
Since the package material may be ceramic, metal, glass, epoxy, or a combination
of these materials, it is difficult to quote "typical" prices for the flat pack.
An approximation would be 60 cents apiece (excluding epoxy) when purchased in
large quantities. The price of the flat pack is declining rapidly, and this
trend should continue for the next several years. Some package manufacturers
predict that the flat pack will be less expensive than the modified TO-5 within
the next two years.
3.2.3 Comparison of TO-5 and Flat Packages
In Table 3-1 the TO-5 and the flat pack are compared according to their
compliance with the gener~;J.requirements for IC packaging .
. ... ··87
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TABLE 3-1
COMPARISON OF TO-5 AND FLAT PACK
Modified TO-5 Flat Pack
Mechanical
(1 ) Has been in production for many (1 ) Fabrication processes are not yet
years. standard.
(2 ) Fabrication methods are well (2 ) Package cost is 60-65 cents in
established. large quantities.
(3) Production yield is high and price (3 ) Many engineers are unfamiliar with
is low (10-12 cents in quantities its advantages and disadvantages.
of 10,000). (4) Available reliability data are
(4 ) Is an industry standard, with well- limited.
known capabilities and limitations.
Electrical
(1 ) Cannot be used for complex circuit (1 ) Are available with as many as
chips because of 12-lead maximum. 60 leads.
(2 ) Shielding and circuit isolation (2 ) Isolation between conductors is
are efficient. effective.
(3) Intra-circuit shielding is not good.
Hermetic Seal
(1) Has a reliable hermetic seal. (1) Stitch welding and glass-to-metal
sealing need improved fabrication
techniques.
Thermal Transfer
(1 ) Has a high eJC and low eJA• (1) Has a low eJC and a high eJA •
(2 ) Available heat sinks are too large (2 ) Heat transfer by conduction is
to permit high-density packaging. applicable to microminiature heat-
sinking technique (de:rsited metal
pads on module boards .
Package Space Efficiency
(1 ) Contains wasted space, except when (1) Chips usually fill most of avail-
hybrid circuits (stacked wafers) able space.
are used.
Package Flexibility
(1) Standard fixtures permit easy (1) Is difficult to handle in fabrica-
handling. tion, testing, and installation.
(2 ) Number of mounting methods are (2 ) Can be mounted in a variety of
limited. ways.
(3) Low-density potential does not (3) Has a high-density potential.
permit optimum use of space. I
Package Costs
(1 ) Is inexpensive and readily (1 ) Is expensive.
available.
"
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3.2.4 Standardization
Many types of package are available for use with integrated circuits, but
such packages are difficult to standardize because of the rapid advance of the
technology. The modified TO-5 and the 1/8 X l/4-inch flat pack are now used
in larger quantities than any of the other package types. Their popularity is
probably due to the large quantity of available test data on these packages.
The current trend in military systems is toward the flat pack, whereas the trend
in commercial systems favors the modified TO-5 or the dual in-line package.
The Electronic Industries Association (EIA) has approved eight flat-pack
designs of the 10- and l4-lead variety on four basic configurations (see Table
3-2). Therefore, it appears that some standardization of packages is possible,
though new types will continue to enter the market for some time to come.
TABLE 3-2
EIA-APPROVED FLAT PACKAGES (0.035-INCH THICKNESS)
Desig- Package Dimensions No. of Desig- Package Dimensions No. of
nation (inches) Leads nation (inches) Leads
To-84 0.250 0.125 14 To-88 0.330-0.350 0.240- 14
0.260
TO-85 0.250 0.160-0.185 14 To-89 0.250 0.125 10
To-86 0.250 0.250 14 TO-90 0.250 0.160-0.185 10
To-87 0.375 0.250 14 TO-91 0.250 0.250 10
3.3 Interconnection Techniques For Integrated Electronics
New generations of electronic systems will require increasingly dense and
complex interconnections, and the trend toward higher operating frequencies will
necessitate extremely careful design, even of single conductors. Conductor
width, spacing, dielectric material, etc., are electrically critical and in many
cases directly influence signal propagation, noise figure, pulse shape, and other
electrical parameters of the system. Therefore, it is mandatory that designers
of systems and circuits become thoroughly familar with the new interconnection
techniques. This section discusses the three most used techniques; conventional
printed wiring boards (single- and double-sided), welded-wire planes, and multi-
layer printed wiring boards.
3.3.1 Conventional Printed Wiring Boards
The conventional printed wiring board consists of a glass-epoxy insulating
base on which a copper interconnection pattern is etched (see Figure 3-13).
The photolithographic etching process, which leaves a copper pattern approximately
0.003 inches thick, is described in MIL~STD-275A.
. B9
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3.3.2 Welded-Wire Planes and Assemblies
Welded-wire planes are two layers of wire or metal ribbon (usually nickel)
positioned at right angles to each other and separated by a thin plastic film.
The layers are welded together through prepunched holes in the plastic film.
Where external connections are required, the metal ribbons are welded to connect
pins. An assembly is then encapsulated in a hard epoxy. The completed unit is
shown in Figure 3-14.
... ~
+ + + +
FIGURE 3-13
PRINTED WIRING BOARD
FIGURE 3-14
WELDED WIRE ASSEMBLY
Welded wiring permits 400 or more connections per square inch. Welded-wire
networks must be encapsulated, since they would otherwise offer little or no
support to attached components; therefore, they weigh more than an equivalent
mUltilayer printed-wiring card. One plane is approximately 0.007 inches thick.
Because of difficulties in mass-production techniques, a multilayer, encapsu-
lated welded-wire matrix costs approximately 25% more than an equivalent multi-
layer printed wiring card. The welded connection is probably more reliable than
a multilayer plated-through hole, but information to support such a conclusion is
lacking at this time.
3.3.3 Multilayer Printed Wiring Boards
Multilayer printed wiring is emerging as the solution to interconnection
problems associated with high-density packaging. Consequently, the balance of
this discussion will be concerned with this particular technique. Multilayer
90
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boards are used: (1) to save weight and space in interconnecting circuit modules;
(2) to eliminate costly, complicated wiring harnesses; (3) to provide shielding
of a large nwnber of conductors; (4) to provide uniformity in conductor character-
istic impedances in high-speed switching systems; and (5) to provide greater
wiring density on boards.
3.3.3.1 Clearanch-Hole Method
In the clearance-hole process, a
hole is drilled into the copper island
(terminating end) of the appropriate
conductor on the top layer, providing
access to a conductor on the second
layer (Figure 3-16, hole A). The
clearance hole is filled with solder,
and the desired connection is completed.
Usually the hole is extended through
the entire assembly at the connection
sites. This small hole is necessary
for a sOlder-flow process normally
used with this interconnection method.
FIGURE 3-15
CQP~
MULTILAYER BOARD CONSTRUCTION
Figure 3-15 illustrates the various individual boards that are mated to form
mUltilayer unit. Although all multilayer boards are constructed in a similar
manner, the methods vary for inter-
connecting the circuitry from layer
to layer. Three proven methods are
discussed.
the
To interconnect conductors located several layers below the top, a stepped-
down hole process is employed (Figure 3-16, hole B). Before assembly, a clearance
hole is provided down to the first layer to be interconnected (in Figure 3-16,
through layers 1 and 2 to layer 3). The first layer to be interconnected (3)
is predrilled with a smaller hole than that of layers 1 and 2, and succeeding
layers to be connected have progressively smaller clearance holes. After assembly,
FIGURE 3-16
CLEARANCE-HOLE INTERCONNECTION TECHNIQUE
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the conductors to be interconnected have a portion of their island areas exposed.
The stepped-down hole is then filled with solder, completing the connection.
Obviously, the larger the number of interconnections required at one point, the
larger must be the diameter of the clearance hole on the top layer. Large
clearance holes on the top layer result in less space for components and therefore
reduce packaging density.
3.3.3.2 Plated-Through-Hole Method
The plated-through-hole method of interconnecting conductors is illustrated
in Figure 3-17. The first step is to assemble, temporarily, all the layers into
their final configuration. Holes corresponding to required connections are drilled
through the entire assembly, and the unit is then disassembled. The internal walls
of those holes to be interconnected are plated with metal (0.001 inches thick),
which, in effect, transfers the conductor on the board surface into the hole
itself (the process is identical to that used for standard printed-wiring boards).
The boards are then reassembled and permanently fixed into their final configuration,
and all the holes are plated through with metal.
FIGURE 3-17
PLATED-THROUGH TECHNIQUE
3.3.3.3 Layer-Build-Up Method
In the layer build-up method, conductors and insulation layers are alternately
deposited on a backing material (see Figure 3-18). This method yields all-copper
---92
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FIGURE 3-18
LAYER BUILD-UP TECHNIQUE
interconnections between layers, and therefore is more reliable than the other
two techniques.
3.3.3.4 Comparison of Methods
Each interconnection technique has its advantages and limitations, as
discussed below.
(1) Cost -- For small quantities the clearance-hole method is the cheapest,
since it requires a minimum of equipment and engineering capability.
However, the cost of applying this method goes up drastically for
larger quantities -- even though fabrication is simple, the operations
are quite time-consuming. The plated-through hole method is usually
moderate in cost for both small and large quantities. BUilt-up layers
are generally more expensive than the other two types, regardless of
the quantities involved. However, various interconnection designs can
have an effect on the multilayer-board price. For example, in the
bUilt-up layers, interlayer connections are made without bringing the
connections to the surface (as is necessary in the other two methods),
allowing greater flexibility in wiring layout. Thus fewer layers are
needed for the complete poard, and a price lower than that for the
plated-through hole method may result.
(2) Density -- The build-up method yields the highest packaging density,
since its internal interconnections do not require corresponding holes
in other layers. The clearance-hole technique offers the lowest
packaging density of the three methods because of the oversized holes
required.
(3) Reliability -- As previously mentioned, the built-up layers form the
most reliable interconnections, because of their solid-copper makeup.
The clearance-hole method is the next most reliable, and the plated-
through technique the least reliable. In the latter case, uniform
metalization has proven difficult to achieve.
(4) Maintainability -- In general, interconnections made by the clearance-
hole method are the least difficult to rework. Plated-through connections
are second, and bult-up layers third in this category. In the bUilt-up
layers, it is usually difficult -- if not impossible -- to rework any
of the internal connections.
Table 3-3 summarizes th~aqvantages and limitations of the three interconnection
.. " .
techniques. :l~
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TABLE 3-3
COMPARISON OF MULTILAYER-BOARD INTERCONNECTION TECHNIQUES
(Relative Rating, Where 1 = Highest)
Technique Cost* Density Reliability Ease of Repair
Clearance Hole 3 3 2 1
Plated-Through
Hole 2 2 3 2
Built-Up Layers 1 1 1 3
* Small quantities.
3.3.4 Package Tie-Down Techniques
For connecting modules or components to multilayer boards, the conventional
method is to solder their leads or pins into the holes of the boards. Recently,
other means of component attachment have been tried successfully. These new
methods include resistance welding of component leads to tabs, pins, or eyelets
protruding over the surface of the board; and parallel-gap welding to tabs made
of nickel, Kovar, special foils, or plain copper on the board surface (see
Figure 3-19). For soldering, the common hand, dip, and wave processes have
been supplemented with techniques such as resistance microsoldering, controlled-
heat-zone soldering, and hot-air soldering. The search for an ideal component-
attachment method is still going on, and such exotic techniques as the focused
electron beam (see Figure 3-19) and diffusion bonding are under investigation.
3.3.5 Multilayer Board Fabrication
A six-bit parallel adder, containing integrated circuits mounted in the
modified TO-5 package will be used to illustrate the multilayer assembly process.
A diagram of the interconnections required for each IC is shown in Figure 3-20.
Figure 3-21 illustrates the probe-side and component-side signal layers of the
PARALLEL-GAP
WELDING
FOCUSED
ELECTRON
BEAM
GLASS BOARD
FIGURE 3-19
NEW WELDING TECHNIQUES
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multilayer board. Sandwiched between these two signal planes are four voltage
planes that distribute voltages to the appropriate pins. Examination of the
pin layouts on the individual circuits will show that bias-voltage inputs are
well standardized for the various pins (e.g., Vee is distributed through pin 3
on the gates, flip-flops, etc.). This standardization of pin breakouts lends
itself to the mUltilayer technique shown in Figure 3-22. The smaller openings
in these patterns are holes which allow the TO-5 leads to go through unshorted.
The dark areas on the boards are copper. Note that on each of the voltage-
distribution boards one particular pin is shorted to the copper area.
Figure 3-23A shows the bias-voltage plane that distributes the VBB voltage
to the logic unit. This distribution is accomplished by connecting pin 1 (output)
of the bias drive unit to pin 1 (bias input) of all logic units. The VBB plane
is subdivided into seven smaller planes, with one bias driver supplying the
necessary voltage for each plane.
Figure 3-23B is the termination-voltage plane, which distributes the VTT
voltage generated by the line drivers to the terminating resistor of long signal
lines through pin 5. The VTT plane is subdivided into five smaller planes, with
one line driver supplying the voltage for each plane.
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VOLTAGE DISTRIBUTION LAYERS
Figure 3-24 is a cross
layers identified according
section of the multilayer
to function and material.
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REQUIRED BOARD AREA AND NUMBER OF LAYERS
AS FUNCTIONS OF NUMBER OF FLAT PACKAGES
3.3.7 Heat Distribution
Equalizing the distribution and removal of heat in systems utilizing
integrated circuits is a major design consideration. A typical heat-sink
arrangement for multilayer boards is shown in Figure 3-27. The heat-sink layer
is usually about 0.006 inches of copper, added (quite inexpensively) during the
normal plating stage of manufacturing. A method for removing heat from closely
assembled TO-5 packages is shown in Figure 3-28.
3.3.8 Electrical Characteristics Associated with Multilayer Boards
The current-carrying capacity of conductors is usually more than adequate
for milliwatt circuitry interconnected by multilayer boards. The ohmic resistance
is not a highly important factor, except in cases where conductive paths are
3-23
/ MAIN HEAT SINK
FIGURE 3-27
TYPICAL HEAT-SINK ARRANGEMENT
FOR MULTILAYER BOARDS
very long. For an approximate calculation of conductor resistance, the following
values can be used:
Foil Thickness
I-ounce copper
2-ounce copper (standard)
3-ounce copper
Ohms Per Foot Length Per
Mil Width of Conductor
6
3
2
Thus a 2-ounce copper conductor 0.01 inches wide has an approximate resistance
of 0.3 ohms per foot; the same conductor 0.020 inches wide has a resistance of
0.15 ohms per foot.
FIGURE 3-28
METHOD FOR REMOVING HEAT FROM.
CLOSELY ASSEMBLED TO-5 PACKAGES
A more important electrical aspect
of multilayer boards is the distributive
capacitance between conductors. This
capacitance is qUite small between
two conductors in the same layer, but
is sufficiently large between conductors
located directly opposite each other
on adjacent layers that it must be
accounted for in high-frequency designs.
The general capacitor equiation can
be used to obtain an approximate value
~'~Gf distributive capacitance (C):
C
1()O
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where K = dielectric constantj E = permittivity of free space (3.6 x 10-3 pf/inch)j
o
A = conductor areaj and d = distance between conductors.
This equation gives values approximating, but below, the values obtained
by actual measurement. Therefore, the calculated values should not be used in
a worst-case analysis. A typical application of the equation is shown belowj
the data are taken from Table 3-4.
Conductor width = 0.030 inch
Conductor length = 10 inches
Distance between conductors = 0.076 inch
Dielectric constant (K) = 5.4
C
KE A
o
-d-
(5.4)(3.6 x 10-3pf/inch)(3 x 10-2inch )(10 inch)
7.6 x 10-2 inch
0.77 pf.
101
TABLE 3-4
TYPICAL DIMENSIONS (IN INCHES) OF
MULTILAYER BOARD MATERIALS
Thickness of copper conductors 0.003 to 0.005
Width of copper conductors 0.020 to 0.030
Thickness of copper heat sink 0.006 to 0.008
Thickness of glass epoxy board 0.016 to 0.062
(for conductor support)
Thickness of glass epoxy board 0.060 to 0.100
(for bonding purposes)
(Dielectric constant for glass epoxy:4.8 to 5.4)
The capacitive coupling between conductors can be minimized by (1) increasing
the insulation thickness between layers, (2) narrowing the conductor width and
increasing the distance between conductors, and (3) routing circuitry on one
layer at right angles to the circuitry on the other layer. In the case of
circuits located over the shield or ground plane, the entire length of a conductor
is capacitively coupled to that plane, for which allowance must be made in the
design.
The calculation of characteristic impedance for microstrip and strip lines
in multilayer boards for high-frequency application is a complex procedure and
will not be covered here .,'
3-25
3.3.9 Ground Planes and Shielding
Solid copper planes, with clearance holes etched out in areas where no
contact is desired, can be placed anywhere within the multilayer board. These
planes serve to minimize interference, or cross-talk, between various critical
circuits and to shield the circuits within the board from external interference.
3.3.10 Board Design Considerations
Of interest to system designers is the relationship between design require-
ments and cost of multilayer boards. The overall board size and number of layers
do not affect price to any great extent; the density of terminal points or holes
and the corresponding density of interconnections are the main variables con-
trolling cost. The approximate dividing line between the cheaper and costlier
versions of multilayer boards is the hole-center separation distance of 0.100
inches. Multilayer boards with hole centers spaced 0.100 inches or more apart
have room for at least one conductor between the terminals. This makes possible
the placement of 0.020-inch conductors on 0.020-inch spacing, and allows regis-
tration and hole-location tolerances of at least ±0.005 inches, all of which are
well within the state of the art of printed-circuit manufacturing. The production
of such boards with good yields does not present any great difficulty. For
boards with hole spaces of less than 0.100 inches, all parameters and tolerances
must be decreased proportionally. When the design requires O.OlO-inch conductors
and spacing, and tolerances of ±O.OOI inch on layer thicknesses or ±0.003 inch on
hole location and layer registration, the price increases rapidly.
To reduce manufacturing costs, a common practice is to process many small
boards on a large panel and separate them in the last steps of the manufacturing
cycle. If the tolerances are wide, large panels with small individual circuits
can be processed without difficulty. Manufacturing costs increase when close
terminal-area spacing and tight tolerances are demanded. Panel size must be
reduced to ensure accuracy of registration and hole location, so that only a few
multiple circuits can be processed simultaneously on the panel. The difference
in cost between wide- and narrow-tolerance circuits can be 80% or more.
3.3.11 Device Mounting Considerations
The following are some general rules for mounting components to multilayer
boards:
(1) If some discrete components are included in the design, these heavy
components should be located near the secured edge of the board to
minimize shock and ,Vibration effects.
~2
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(2) In high-density packaging all components will normally require heat
sinks.
(3) The IC's with the highest dissipation should be mounted on their heat
sinks at points nearest the connection to the main heat sink, since
such points are the coolest.
(4) Whenever possible, the ICls with the greatest number of interconnections
should be located close to each other. This will reduce the complexity
of the interconnecting circuitry.
3.3.12 Multilayer Board Costs
It is impossible to give a valid, general price figure for multilayer boards,
since they vary greatly in their particulars. Some generalizations are possible
for multilayer boards interconnecting IC packages, since in such boards the
variations in design are limited. As a rough estimate, these boards can be
purchased in large quantities (say 100 boards of a type) for $2.50 to $3.00 per
integrated circuit. Continuing improvements in manufacturing processes are
expected to reduce the price per IC to $1 eventually. Such prices are quite
reasonable for the functions the boards must perform and are in line with pro-
jected cost reductions in IC packages themselves.
3.3.13 Delivery Time
From the date artwork for a multilayer board in quantity is approved, the
minimum delivery time is about four weeks. To produce and check out the artwork
may take three or four weeks, giving a minimum delivery cycle of seven weeks.
The user frequently prepares the artwork himself.
As with other equipments, there is no assurance that the multilayer board
will operate as specified until the first unit is assembled and tested. Hand-
wired breadboards do not exactly reproduce the conditions of the completed
multilayer boards, since the parameters of conductors in multilayer boards are
quite different from those of wires on breadboards. However, after the prototype-
development stage has been completed, system production can be achieved within
four to five weeks. Thereafter it is only a matter of scheduling to keep the
flow of multilayer boards at the required level.
3.3.14 Conclusion
In their five years of existence, multilayer boards have proven to be
efficien~ reliable, and economical in large electronic systems. The sharply
increasing actiVity in this field reflects the important role multilayer circuits
have assumed in electronics packaging.- ;,
~3
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TESTING
F 0 U R
4.1 Quality Assurance Tests
Quality-assurance tests of the type performed on transistors and diodes can
usually be applied to integrated circuits as well. Figure 4-1 shows the sequence
of events in a typical test program; it indicates the tests that might be con-
ducted and the various organizations involved. The extent to which these tests
are employed depends on the criticality of the device application. Devices
intended for noncritical use (industrial equipment, radio, television) usually
receive minimum testing before being installed. The manufacturer might, for
example, perform only a partial electrical test, and the customer's incoming
inspection might consist of only a part count and a visual check for damage.
However, a device earmarked for a high-reliability system is generally subjected
to extensive testing. The manufacturer is likely to perform mechanical, elec-
trical, and hermetic-seal tests on these parts, along with a reliability study
to verify the failure rate and screening tests to detect potential failures.
The customer's incoming inspection for high-reliability devices includes both
visual and electrical checkout. In many cases the customer's component-engineering
group subjects a sample of the devices to tests identical to those performed by
the manufacturer. The two sets of data (manufacturer's and customer's) are then
compared to verify device reliability.
Devices destined for today's military equipments are generally subjected to
the more rigorous program described for high-reliability systems.
1"C4
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As shown in Figure 4-1, design groups are also involved in performing both
static and dynamic (actual circuit) evaluations. The manufacturer supplies
device samples directly to the design and component-engineering groups, usually
carefully selecting and testing the devices beforehand, if not otherwise directed.
When working with such samples, the test engineer must bear in mind that they are
seldom randomly selected items.
MANUFACTURER CUSTOMER
I INCOMING INSPECTION
Tests Performed: H- I. Visual (Damage and Count) ~ SUPPLY2. Electrical (partial)
1. Mechanical I2. Environmental
3. Electrical I DESIGN GROUPS4. Hermetic Seal I-5. Reliability Electrical (Static
Life I and Dynamic)Storage ,-
Step-stress l- I6. Screening COMPONENT ENGINEERING
Burn-in I
I syeTEl' I
High-Temperature Storage 1. Mechanical
Drift l+- 2. Environmental i"'I3 . Electrical (Complete)
I 4 . Hermetic Seal5. Reliability
FIGURE 4-1
SEQUENCE OF EVENTS IN TYPICAL TEST PROGRAM
Figure 4-2 indicates some of the problems associated with routing integrated
circuits through a test program. For incoming inspection, new test fixtures and
procedures are needed for handling the IC packages. Additionally, since IC's
cannot always be tested on a go/no-go basis, many tests are quite complex; as a
consequence, test personnel must be retrained. Supply groups may encounter diffi-
culties in handling and stocking IC's, since new device carriers are required and
stocking procedures must be modified. The small size of IC's poses problems when
they are being assembled into equipments or systems. The circuit designer may
have trouble interpreting parameters and adhering to design limitations since
many IC's have parameters and response characteristics unfamiliar to him. The
component engineer may also be faced with the problems of interpreting parameters
and dealing with new test equipments, in addition to generating IC specifications
and performing failure analyses.
This section concerns various tests, equipments, and fixtures required for
evaluating integrated circuits.
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CUSTOMER
INCOMING INSPECTION SUPPLY
I 1. New Test Fixtures Handling andI 2. New Test Procedures Stocking
I
I
I
--
I DESIGN GROUPSManufacturer 1. Parameter Interpretation
-- I 2. Design Limits
I ~
I
I COMPONENT ENGINEERING
I 1. Parameter Interpretation SYSTEM
2. Test Equipment
-
Installation
I ~: SpecificationsFailure Analysis
FIGURE 4-2
PROBLEMS ENCOUNTERED IN INTEGRATED-CIRCUIT TEST PROGRJ,M
4.1.1 Mechanical and Environmental Tests
The mechanical and environmental tests outlined in MIL-STD-202 have been
used in the semiconductor industry for a number of years. Included are such
tests as shock, vibration, temperature cycling, thermal shock, and moisture
resistance. Minor modifications of stress levels are required to adapt the tests
to integrated circuits.
4.1.2 Hermetic Seal Tests
The hermetic seal of an IC package can be checked by the gross~leak and
fine-leak tests normally used on transistors.
4.1.2.1 Gross-Leak Tests
The most common method of detecting gross leaks in the IC package is the
bubble test, in which the package is immersed in a liquid (e.g., silicon oil or
alcohol), usually at an elevated temperature; if the seal is defective, bubbles
will escape from the package.
Another method of gross-leak detection is the detergent bomb test. The
device is placed in a water-detergent solution under pressure; if any gross leaks
exist, the detergent enters. the package, and a subsequent electrical test will
~6
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detect its presence by indicating a change in the reverse current of the device.
The detergent bomb test is not recommended for IC's, for the following reasons:
(1) The surface passivation of the chip may prevent the detergent within
the package from being detected by parameter measurement.
(2) It is not always possible to measure in an integrated circuit a
parameter that is highly sensitive to surflace conditions such as
I CBO ·
A good leak detection for the ceramic flat package is the die-penetration
test. The package is immersed briefly in a dye solution under pressure, after
which the exterior is washed free of the solution. Visual examination reveals
cracks or holes where the dye is trapped.
4.1.2.2 Fine-Leak Detection
Tests for detecting fine leaks utilize a tracer gas. The most common test
of this type utilizes the helium-leak detector, which is basically a mass spectro-
meter set to maximum sensitivity for helium. The package under test is immersed
for a short time in helium under pressure. The package is transferred to an
evacuation chamber, where an inert gas, such as nitrogen, washes the external sur-
faces to remove any adsorbed helium. The chamber is evacuated to approximately
-610 mm Hg, and a valve connecting the evacuated chamber to the mass spectrometer
is opened. Helium forced into the package through leaks during the pressure cycle
now leaks out of the package into the spectrometer vacuum chamber, where it is
detected and measured.
The radioactive-tracer technique is similar to the helium test, except that
it uses a radioactive medium (SUCh as radioactive krypton). The package is
immersed in the radioactive medium under pressurej when it is removed, its
exterior is washed free of the medium. It is then placed in a radiation detector:
the radiation count is a measure of the amount of radioactive material that has
leaked in.
Each leak-test technique has its advantages and limitations. The helium
leak test is nondestructive in that any helium remaining inside a package has no
effect on the device. The opposite may be true for the dye and radioactive medium,
either of which could have an adverse effect on the device even though the amount
of dye or gas entering the package is acceptable from the standpoint of leakage.
A disadvantage of the helium leak test is that leaks may be overlooked if they are
large enough to permit rapid evacuation of all of the helium in the package during
the evacuation period. Thus an additional gross-leak detection is usually required.
4.1.3 Electrical Tests
Electrical quality-assurance tests for integrated circuits are similar to
those for transistors and diodes. The most commo~ is static burn-in, in which
certain d-c bias voltages and currents are ~ppli~d to the circuit for specified
4-4
times and temperatures. After termination of the burn-in period, the general
parameters are measured to determine if the device passed the specification limits.
In the dynamic burn-in test, a signal voltage superimposed on the specified d-c
bias simulates the operational stresses to be encountered by the circuit. The
dynamic burn-in test is effective in screening out potential failures, but is
also costly.
The electrical burn-in test is one of the best quality-assurance measures
available. The time intervals range from 25 to 1000 hours, depending on the
device.
4.1.4 Drift (Delta) Test
In the delta or drift test, parameters such as drain currents, gain
characteristics, and triggering levels are measured before and after burn-in.
A comparison of the two sets of values indicates parameter drift (the specifica-
tion will state a maximum drift limit.) The main advantage of the drift test
is that it indicates those units which may be within specification limits after
burn-in but are likely to exhibit drift beyond specification limits at a later
date. The drift measurements provide valuable design information, but they are
expensive and time-consuming.
4.1.5 High-Temperature Back-Bias Test
In the high-temperature back-bias test, reverse potentials are applied to
various semiconductor junctions at elevated temperatures, and changes in leakage
currents and breakdown voltages are observed. This test also detects channeling
effects in semiconductors. It is not usually performed on digital and small-
signal analog integrated circuits.
4.1.6 High-Temperature Stabilization Test
In the high-temperature stabilization test, the unpowered device is heated
to a specified temperature for a specified time. This test serves to stabilize
the surface states (reduce leakage currents) in the silicon die, detect poor wire
and die bonds, and stress the final seal of the package.
4.2 Testing IC Electrical Characteristics
For evaluating the electrical characteristics of the IC, the "specified
point" and "black box" test methods can be employed.
4.2.1 Specified-Point Testing
Specified-point testing involves checking the electrical characteristics of
the IC between its external leads, or between each lead and the substrate. The
responses can be analyzed to determine the IC's ability to perform its various
I}l·
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electrical functions. This technique is always used in IC failure analysis.
The test fixture consists of a switching arrangement (Figure 4-3) that places
various combinations of the collector, base, and emitter terminals of a curve
tracer between the external leads of the IC under test.
An example of specified-point testing is shown in the functional schematic
of Figure 4-4. The circuit is a fUlly integrated power amplifier (Darlington
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FIGURE 4-3
INTEGRATED-CIRCUIT TEST FIXTURE
FIGURE 4-4
FUNCTIONAL SCHEMATIC OF
POWER AMPLIFIER
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configuration) containing two resistors, two transistors, and one diode. Examina-
tion of the circuit schematic reveals that both transistors (Ql and Q2) are acces-
sible. This situation would normally indicate that accurate measurements could be
made of such parameters as current gain,
breakdown and saturation voltages, and
leakage currents. However, fully inte-
grated circuits have associated d-c para-
sitics which often cause parameter vari-
ations. Suppose, for example, that a
measurement of the current gain of Ql is
desired. The collector, base, and emitter
terminals of the curve tracer (common NPN)
are applied to IC leads 4, 1, and 2,
respectively. The resultant display on
the curve tracer is a combination of Ql
.current-gain characteristics, the leak-
age currents of the parasitic transistors,
and the collector-base leakage of Q2 (see
Figure 4-5). Though these leakage currents
are usually small, they can become a prob-
lem in::power-circuit measurements.
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Another test that could be performed by the specified-point technique is the
measurement of the collector-to-base breakdown voltage (VCB) of Ql' This test is
performed by switching the collector and emitter terminals of the curve tracer
(common NPN) to IC leads 4 and 1, respectively. The display on the curve tracer
shows VCB plus all other parasitic junction characteristics. If during this test
a breakdown occurs in the Ql junction, resistors Rl and R2 provide current limit-
ing for leakage path 1. However, there is no current limiter in the parasitic-
junction leakage path 2.
If the engineer knows the equivalent circuit of an IC (including parasitics),
he can apply the specified-point test method for an effective d-c analysis of
simple circuits. For complex circuits, however, this task becomes difficult, if
not impossible, because of the large number of d-c parasitics involved. As men-
tioned earlier, specified-point testing is generally reserved for IC failure
analysis.
4.2.2 Black-Box Testing
In fUlly integrated circuits, individual components tend to disappear into
the physical structure. It is not always possible or practical to check circuit
performance by the specified-point method. In the black-box technique, the IC
is connected to all supply and bias voltages required for operation, and a signal
voltage is applied to the input. Output voltage as a function of input voltage
is shown on an oscilloscope, and the output waveform is analyzed. The circuit is
specified only by its functional characteristics -- input, output, and transfer.
Herein lies the advantage of black-box characterization: no testing is required
of individual components (resistors, transistors, diodes), only of those opera-
tional characteristics which lie within a prescribed band of values.
Figure 4-6 illustrate the black-box
technique as applied to a power amplifier.
Bias voltages (Vl and V2) are applied to
the IC, and the device is loaded induc-
tively to simulate actual circuit condi-
tions. The input is driven by a square-
wave generator, and the input-output
response is monitored by a two-channel
oscilloscope. Using this test technique,
one can determine values for such parame-
ters as dynamic impedance, minimum/maximum
operating levels, drain currents, and
transient responses. In effect, all neces-
sary operational characteristics of this
IC can be determined without a detailed
investigation of the package contents
(as was necessary with the specified-
point technique).
4
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FIGURE 4-6
BLACK-BOX TESTING OF POWER AMPLIFIER
1W
4-7
The black-box technique can also be applied to digital integrated circuits.
One important measurement in digital Ie's is output voltage versus input voltage.
Figure 4-7 shows a typical test set-up for this measurement, the digital device
being a TTL logic gate. Note that the output of this circuit is leveled. Output
loading is necessary for circuits that do not have unilateral characteristics, or
whose output resistance is comparable to input resistance over part of the oper-
ating range (In the case of the TTL, both output voltage and current are dependent
on a load state.) Although this test can be performed on an ordinary oscilloscope
with direct input to the horizontal plates, an oscilloscope with a horizontal-
amplification capability (Tektronix type 536 or equivalent) will permit more accu-
rate measurements.
To measure the inverse-voltage transfer characteristics, the test leads shown
in Figure 4-7 are reconnected, with the second-stage input voltage going to the
Y-deflection terminals of the oscilloscope and the second-stage output going to
the X-deflection terminals of the scope and to the variable-voltage source. In
addition, bias voltages must be provided at the input of the first stage to pro-
vide one-input and zero-input logic levels. Two waveforms can be obtained in
this manner one for an input "one" condition, and one for an input "zero"
condition.
Figure 4-8 shows a standard test arrangement for determining input current
versus input voltage (using the same TTL as discussed previously). As in the
case of the output-voltage versus input-voltage characteristic, a horizontal
drive amplification is reqUired. In the present case, however, the vertical
deflection must be proportional to the voltage drop across the current-sensing
resistor (R). This measurement must be performed with caution on gate circuits
with high input impedances, since the current-sensing resistors have high values;
thus, the input impedance of the oscilloscope can cause current-shunting effects
that tend to make the input impedance of the circuit under test appear lower than
it actually is. As in the previous example, a load stage is required to test the
circuit under appropriate system conditions.
Figure 4-9 shows the test circuit for evaluating output current versus out-
put voltage. As in the case of the inverse characteristic, curves are obtained
for the "one" and the "zero" input conditions. A differential input to the oscil-
loscope is required to sense the current through resistor R.
Probably the most difficult black-box measurement is the current-transfer
characteristic, since R2 (see Figure 4-10) must be large enough to measure current
accurately, but not so large as to have an appreciable effect on gate operation.
Other combinations of input and output voltages and currents can also be
measured by the foregoing technique. These techniques apply not only to logic
gates, but also to flip-flops, Schmitt triggers, and other direct-coupled circuits
(Figure 4-11).
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The switching or transient response of the IC device can be evaluated by a
variety of methods. Figure 4-12 shows an arrangement for measuring average
propagation-delay time. This arrangement allows a large number of samples to be
T -~APD- 2n
(n- NUMBER OF STAGES UNDER TEST)
CIRCUITS UNDER TEST
r----------""l
~--I-I""'l --D+rD
e, - - - - - - - - J e2
FIGURE 4-12
CIRCUIT FOR MEASURING PROPAGATION-DELAY TIME
checked simultaneously, but this practice has one drawback: the devices could
collectively meet the specification requirement although some might be fast and
some slow. Therefore, it is usually preferable to test units individually for
propagation-delay time. The driving and loading gates can be of either IC or
discrete-component form.
4.3 Problems Associated with Testing Integrated Circuits
The most common problem in testing IC's is the variation in normal device
operation because of test-fixture capacitance and inductance. All fixtures
should be constructed on ground planes with fully bypassed power supplies and
minimal lead lengths.
For IC's, all high-frequency measurements (such as roll-off characteristics)
are difficult and time-consuming. Oscilloscopes with fast response times are
needed to check roll-off distortion during the voltage swing tests.
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Other problems associated with IC testing are as follows:
(1) A small impedance mismatch between the driving source and input of the
circuit may cause an excessive amount of ringing and greatly distort the
driving waveform.
(2) The sequence of application of power supplies is important; if one bias
supply is connected before another in some IC's, an internal junction
may be forward-biased and excessive current flow may destroy the device.
(3) In many linear circuits, slight variations in bias supplies drastically
affect the circuit output. Bypassing is necessary on all power supplies.
(4) Many circuits are required to have good tracking ability with respect
to temperature and drift. The test fixtures used for these temperature
tests necessarily have long leads, which makes the measurement of tran-
sient response extremely difficult.
(5) Noise is always a problem, and discrimination and rejection circuits
may be needed.
(6) It is difficult to limit the number of tests to be performed on an
analog circuit and still be confident of its performance. Tests such
as phase Shift, pUlse-width modulation, and frequency response are
time-consuming but frequently necessary.
The tests for evaluating IC's are quite similar to those for testing discrete-
device circuitry at the module level. IC testing differs in that a designer cannot
always probe certain portions of the circuit to determine why the output or input
functions changed during a test.
4.4 Standard Tests
IC specifications, both commercial and in-house, contain a certain amount of
standardization with respect to test circuits. It is feasible at this time to
create a general test specification for integrated circuits. Several of the larger
manufacturers have generated their own basic product-control specifications. These
basic specifications contain definitions of the static and dynamic parameters, test
methods, and test fixtures. Standardization efforts have been directed more toward
digital circuits than analog circuits.
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4.5 Test Fixtures
A number of companies are producing fixtures for securing and testing TO-5
~nd flat p~ck~ges. Unfortunately, many of these fixtures have serious short-
comings. In some, the IC must be welded or soldered into the holder area, and
unsoldered or cut upon removal. In others, the IC is clamped in place with inade-
quate contact pressure, such that test results can be compromised. Some fixtures
are not polarized for proper IC insertion. Some do not allow sufficient exposure
of IC surfaces for identification markings. Many fixtures cannot be grouped or
stacked readily for storage.
Figure 4-13 shows test sockets produced by Barnes Corporation for use with
the modified TO-5 package. The major difference between these sockets and those
designed for the standard TO-5 is the number of terminals. Some of the sockets
are especially designed for ease of insertion, and can accept lead lengths of
0.5 to 1.5 inches. The sockets are polarized and are available with 6, 8, or
10 leads.
.~
FIGURE 4-13
BARNES CORP. TEST SOCKETS FOR TO-5 PACKAGE
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A carrier manufactured by Walkirt Company for the flat-pack configuration
is illustrated in Figure 4-14. This carrier accepts a 1/4 X 1/4 or 1/8 x 1/4
flat pack, and converts the IC pin configuration into an arrangement for plugging
into a printed-circuit board (0.050 x 0.100 centers). The IC must be soldered
into this fixture. The unit price of the Walkirt carrier is about $1.50 in
quantities of 1000.
4-12
,0"0 FO_CIRCUIT
----- IOENT1'ICUION
__~10 01111. POl.. IIIllfO PINS
019 OIA.,OOlOPlAT[DI""SS
110 lOl<g
WOLO[O O'AllTl pHlHA~ATE <;AIIIII[II
PER IfIL_III_lln",SOG, YHLOW
FIGURE 4-14
POllRllIIlGIIIARIl-/
U PIN NO.1
~
11122174·14 ASS[" HAS 1. PINS
"22114_10 USEN HAS to PINS
... COliNE'" PINS OllllTTEOl
2 pIII:CI'IO" HAIIDENEO SHfl OllllL PLATE
IIlUCNI NO PIN plTlE liN AVll~A8~E '110111
'''CTOn CTOOl NO T_I039 I
, TOpSUIlF..Ct: ..... 'EIIESINCO..TEO AFHII
WEI.DINO nl TO C.. RIIIEII
II[COII0151101:0 "OTH[II·'OlIlO PUfFNS10NS
___ PlUO-IN pIN-SO<;IlET IN5TAlll:O
C....pIrI03-3M1.0.·.1
l~T 0.0 fLANIU
WALKIRT CO. CARRIER FOR FLAT PACKAGE
Figure 4-15 shows a test board manufactured by Modular Electronics. In
this test fixture, the depression of two buttons raises spring-type fingers. The
IC is placed under these fingers, the buttons are released, and the package is
held in place by the spring-loaded fingers. This fixture accepts the 1/8 x 1/4
flat pack with 10 or 14 leads. The test board accepts standard printed-circuit
card connectors. One shortcoming of this fixture is the difficulty of aligning
the Ie leads directly beneath the spring fingers; the resulting poor contact can
lessen the accuracy of test measurements. Sylvania produces a similar carrier
which requires that the leads be welded or soldered in place. The unit price of
the Modular Electronics fixture is about $3 in quantities of 1000 .
MODULAR
•f •
FIGURE 4~i~
ELECTRON~~. TEST BOARD
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Several variations of the "flip-top carrier" are available; one produced by
the Barnes Corporation is shown in Figure 4-16. The flip-top carrier has the
following advantages:
(1) Device leads are positioned automatically by the fixture cavities.
(2) Uniform and adequate pressure is exerted on all leads.
(3) A variety of package configurations, with 10 to 14 leads, can be
accepted.
(4) The enclosure can be used for shipping as well as testing, since the
fixture completely surrounds the integrated circuit.
(5) The terminals are large enough that wires can be soldered directly to
them.
The fixture has terminals that accept the Barnes RD-24 socket. The price
of the fixture is about $4 in quantities of 100.
The Westinghouse Auto-Pak carrier consists of a test socket, cover, base,
and retainer clip, as shown in Figure 4-17. An IC device can be tested in this
carrier and then shipped to the customer. The recipient can perform the same
tests, utilizing the carrier with a test socket. The carriers cost 15 cents
apiece in quantities of 5,000, and can be returned to the vendor for partial
credit after the ICls are removed. The test socket and retainer clip are pro-
duced by Barnes Corporation and must be purchased separately.
Shown at top is assembly of AUTO-PAK carrier in
APS·2 test socket. Below are detail parts (left to right)
test socket body, carrier cover, carrier base, and
retainer clip.
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FIGURE 4-16
MRNES CORP. FLIP-TOP CARRIER
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FIGURE 4-17
WESTINGHOUSE AUTO-PAK CARRIRR
An IC test socket produced by Augat Corporation is shown in Figure 4-18.
The socket assembly has a double-sided printed-circuit board for use with a
standard double-row printed-circuit connector. Two or more units can be installed
side-by-side in one double-row connector. The price of this unit is $2.45 in
quantities of 1 to 99 (With connector, an additional $2.05).
-ll.- 062 .± .006
t. 781
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--t ~.t56 TYR ,
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______________________________________ see below
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page 6, incorporating a polar-
ization notch and two extractor
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Designed for space-saving applications, this assembly fea-
tureB a double-sided printed circuit board for use with a
standard double row printed circuit connector. Two or more
units can be installed side by side in one double row connector
(example - two units can be plugged into a fifteen contact
double row connector)
MATERIALS
PRINTED CIRCUIT BOARD - Ji'. thick glass epoxy, NEMA
grade G-ll, copper circuitry,
gold over nickel plated
LEAD SEPARATOR - Diallyl phthalate
COVER - Spring temper stainless steel
Insulating pressure pad - Silicone rubber
CAN BE FURNISHED FOR OTHER FLAT PACK SIZES
FIGURE 4-18
AUGAT CORP. IC TEST SOCKET
Several types of multiple-unit test boards are available for testing and
bread-boarding integrated circuits. Figure 4-19 shows an Ie interconnection
patchboard (Motorola) which can be used with either the TO-5 or flat pack. Patch
cords form the interconnections. A 22-pin edge connector and 9-pin BNC connector
are supplied for input-output connections. The boards cost about $200 each in
quantities of 25 or more.
11S
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FIGURE 4-19
MOTOROLA IC INTERCONNECTION PATCHBOARD
Barnes Corporation produces test boards for both the TO-5 and flat pack,
and with either point-to-point or printed wiring; two types are shown in
Figure 4-20.
030-001 BOARD TYPICAL TO-5 BOARD ARRANGEMENT
WITH PLUG IN JUMPERS.
FIGURE 4-20
BARNES CORP. TEST BOARDS FOR IC PACKAGES
The Augat printed-wiring board accepts 50 sockets for flat packs and is
equipped with bussing strips for common power and ground connections to the flat
, ,
packs (see Figure 4-21). This unit costs ab~ut $190 in quantities of 10 to 24.
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FIGURE 4-21
AUGAT CORP. PRINTED-WIRING BOARD FOR FLAT PACKS
As with test sockets, there is a large selection of test boards.
One of the problems associated with test sockets and fixtures is that IC
manufacturers are continually producing new packages, while the socket manufac-
turers are still trying to make effective low-cost holders for the packages
that are already standardized.
4.6 Test Equipment
There are three general types of IC test equipment: engineering, quality
assurance, and production control.
Engineering test equipments serve to analyze and evaluate Ie's in small
quantities. The equipment must be adaptable electrically and mechanically to a
variety of circuits and must be easily reprogrammed.
Quality-assurance test equipments are employed by the customer to verify
the quality of purchased items. These equipments do not require eleborate pro-
gramming capabilities, since the few tests they perform are usually of a go/no-go
nature. However, quality assurance equipment must offer good repeatability,
accuracy, and stability with respect to parameter values.
The manufacturer's production-control test equipment is usually intricate
and expensive, since it must perform complex test programs rapidly and accurately.
Wi th this equipment, the IC' s are automatically transferred from storage racks
to test sockets, where 15 to 30 tests are performed on a single device in less
than 25 seconds.
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Many IC users are building their own test equipment. In doing so they must
consider the following:
(1) Whether the device to be tested is digital or linear. Where both
types of devices are to be tested, complex equipment may be
required.
(2) Whether the device must be exposed to unusual environments (high
temperature, shock) while under electrical test. This requirement
could necessitate sophisticated fixtures and testing techniques.
(3) The sequence of testing. An inappropriate test sequence could have
an adverse effect on time, cost, yields, and failure information.
(4) The method of measuring transient response. The requirements for
fast switching speeds may necessitate several fixture cards rather
than a single universal fixture.
A simple test jig for IC evaluation may consist of nothing more than an
ad~pter assembly (for switching IC leads) in conjunction with a curve tracer.
The curve tracer cannot perform all of the specified d-c tests listed in the
average data sheet, but can quickly check the performance of several IC
elements. This procedure represents a simple way of measuring such parameters
as the collector node resistance, series base resistance, threshold voltage,
current gain, and saturation voltage.
If the user decides to build his own IC test equipment, he should remember
that its usefulness is largely determined by the simplicity of its basic design.
A complex fixturing scheme built into the tester may be self-defeating. While
it may afford a variety of fixturing arrangements, the interaction among them
might result in a test of both the fixturing environment and the device under
test, rather than of the device alone.
A typical IC test unit for large-quantity evaluations includes several
variable power supplies, a pulse generator, a sampling oscilloscope, and various
voltmeters, all mounted in a single console. A switching arrangement is included
so that the instruments can be connected to any combination of leads on the IC
test socket. Before buying commercial test consoles, designers should investigate
existing equipment, since these equipments can sometimes be converted for IC
testing.
The major characteristics of a few of the currently available commercial
test equipments are described below as representative of the general capabilities
of microelectronic test apparatus.
Integrated Circuit Breadboard, Engineering Electronics Corporation, Santa
Ana, California. This unit contains a signal generator, a power supply, and a
development panel that accepts 24 integrated circuits. Its primary use is as a
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design tool in the development of circuit functions. However, if a number of
circuits of a given type are to be tested, it can be so connected that all criti-
cal parameters will be exercised. The circuits are then plugged into the appro-
priate connector on the development panel. The states of the input and output
signals can be monitored by the indicator lights for rapid go/no-go testing.
The unit can be used as a design tool, training device, and mobile test unit all
in one. The price is approximately $1~00 (~ot including IC test samples).
Series "400" Integrated Circuit Test Set, Fairchild Instrumentation Division
of Fairchild Camera and Instrument Corporation, Mountain View, California. Port-
able and manually operated, this test set measures d-c parameters of integrated
microcircuits. It is designed to serve as a standard bench instrument for engin-
eers who have a continuing need for making accurate measurements on small numbers
of devices. The flexible programming allows the selection of any desired config-
uration of connections and forcing functions, and rapid alterations and accurate
repeatability of particular programs. The Series 400 consists of five precise,
programmable voltage supplies; a variable-range current-measuring circuit; a
10 X 15 pin-board programming matrix; additional front-panel controls for extrem-
ely versatile programming; test jacks for optional connection of external devices
to various points in the test circuit; and a test socket with adapters for
axial-lead, flat-pack, and PC card-mounted devices. The instrument will operate
with an accurate digital voltmeter for readout. The Series 400 tester costs
approximately $5000.
Integrated Circuit Analyzer, Model ICIOl, Optimized Services, Inc.,
Pleasantville, New York. This analyzer provides a rapid means for evaluating,
testing, and analyzing IC's. It features four programmable power supplies, a
self-contained voltmeter, and a unique slide-switch assembly for connecting any
or all IC leads to any of the four supplies. The ICIOI costs approximately $1600.
SCAT 24, Continental Device Corporation, Hawthorne, California. This unit
tests all electrical parameters for each circuit lead. It will test leakage and
drain currents, gain, modulation, transient times, and forward and reverse volt-
age drops. It also employs such SUbroutines as self testing, register testing
of noise sensitivity, and time-drift characterization. Visual displays on the
SCAT-24 include (1) device number, (2) test-sequence number, (3) a four- to five-
digit display of test results, and (4) a range multiplier of the results. This
instrument can take measurements at frequencies and rise times in the range of
10-100 gigacycles. Its price is approximately $45,000.
..1 •
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Series "4000M" Integrated Circuit Test System, Fairchild Instrumentation,
Division of Fairchild Camera and Instrument Corporation, Mountain View, California.
The Fairchild 4000M IC test system is a direct-readout type with optional go/no-go
data-logging capabilities. This equipment is generally used in production testing,
reliability study programs, and manufacturing process control.
122.,
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Model 659B, Texas Instruments, Inc., Dallas, Texas. This instrument is
suitable for testing large quantities of devices. Some of its capabilities are
static and dynamic testing; rapid programming; sequenced applications of d-c
bias; high resolution for dynamic tests; and automatic addition, subtraction,
or averaging of test results.
1~3
r.
~~~
4-20
SPECIFICATIONS AND PROCUREMENT
F V E
5.1 Introduction
Since the primary purpose of a specification is to inform the supplier of
the end-use needs of the purchaser, it may consist of nothing more than a simple
description of the product. Depending on the nature of the product and its appli-
cation, such a specification may be entirely adequate.
On the other hand, a specification may be a complex document that requires
the manufacturer to spend substantial sums to qualify as a supplier; it may con-
tain detailed descriptions of every known characteristic of the desired item,
making the cost of verification alone many times the cost of the manufacturing
operation. There are few such specifications; however, many military and aero-
space specifications -- particularly those for semiconductor devices -- approach
such complexity.
In addition to informing the supplier of the purchaser's needs (which will
be referred to herein as performance characteristics), the more comprehensive spe-
cifications set forth requirements that the manufacturer must meet before his
product will be accepted by the purchaser. These additional requirements generally
consist of procedures for qu~lification, acceptance testing, and preparation for
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shipment. The basic functions with which most specifications for military and
aerospace electronic devices are concerned are as follows:
(1) Performance characteristics
(a) Electrical parameters
(b) Environmental stress levels
(c) Reliability
(d) Physical dimensions and form factor
(2) Assurance-test procedures
(a) Sample plan
(b) Test sequence
(c) End points
(3) Qualification procedures
(a) Management and admlniscrative requirements
(b) Process requirements
(c) Product test requirements
5.2 Performance Characteristics
Performance characteristics and their numerical tolerances are generally
determined by the application for which the device is intended. If the applica-
tion is not reflected in the specification, the procured devices may fail to
function properly over at least a portion of the desired operational range. Spec-
ified performance characteristics must also be compatible with limitations of the
associated manufacturing technology and not imply a requirement to advance the
state of the art.
5.2.1 Electrical Parameters
The manner in which electrical parameters are specified for integrated
circuits (IC) is essentially identical to that of discrete semiconductors. How-
ever, while it is possible to specify all of the electrical parameters considered
in the design of the discrete component, this is not generally feasible with
integrated circuits, because many IC parameters are inaccessible to measurement.
The designer is usually restricted to specifying only those IC parameters involv-
ing the input and output terminals of the device and the power supplied in terms
of voltage and current.
It is possible for an integrated circuit to be manufactured in such a manner
that, even with the terminal parameters well within the specific limits, one or
more of the "buried parameters" is either unstable or far removed from its design
value, causing the device to fail early. If measurement were possible, the device
would be rejected. The only known protection against such a possibility that can
be incorporated in an integrated-circuit specification is the "test group" concept.
":.'J .
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During preparation of the wafer masks, selected areas on the wafer can be
reserved wherein active and passive devices are fabricated with open terminals.
The assumption is that elements incorporated in adjacent circuits will possess
similar electrical parameters. Those elements within the test groups are access-
ible to measurement, and their electrical parameters can be specified in a manner
identical to that for discrete devices.
There are exceptions to the rule of specifying performance characteristics
in accordance with the device application. Some electrical parameters of semi-
conductor devices can indicate device quality or stability. Although the exact
numerical range depends on the device and technology involved, there is generally
a range of values for device parameters outside of which the quality or stability
of the device becomes suspect. For example, the silicon planar-passivated tran-
sistor commonly incorporated into integrated circuits typically exhibits extremely
low leakage currents, usually orders of magnitude lower than required by most
applications. If such a device exhibits leakage merely approaching the maximum
allowable for many applications, it is likely to be an early failure. Although
such a device could be rejected because of other requirements given in the speci-
fication, the best opportunity for rejection is lost if this parameter is specified
according to the requirements imposed by its application. Thus electrical param-
eters should be limited to the numerical range commonly associated with quality
and stability irrespective of application requirements.
5.2.2 Reliability
The reliability levels inherently associated with the silicon monolithic
circuit are so high that reliability measurement becomes impractical because of the
great number of operating hours required for assessment.
System manufacturers sometimes specify failure rates that the device vendors
must demonstrate. If a component is assigned a relatively high failure rate, this
requirement may not be a problem. However, many of the failure rates included in
high-reliability specifications are extremely low (0.01% to 0.001% per thousand
hours). The implications of specifying low failure rates for lOis are pointed out
in the following example.
An integrated-circuit specification issued by a major military contractor
calls for a failure rate of 0.002% per 1000 hours at a 60% confidence· level when
the device is subjected to a defined operating-life test. Demonstration of this
failure rate at the desired confidence level would require about 5 million device-
hours with no failures, or 10 million device-hours with one failure. Even with a
relatively large number of devices (say 500) available for testing, one or two
years of continuous testing would be needed -- depending, respectively, on whether
no failures or one failure occurred -- to assure this level of reliability. The
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situation is complicated by the fact that the device is only one of possibly 10
or 20 IC's in a particular system and that several vendors would be attempting to
qualify on each device. It can also be seen that as the confidence level is
increased, the problem is even further complicated. It is thus impractical to
require the demonstration of extremely low failure rates in IC specifications.
Currently, there is no direct quantitative method available for verifying
the reliability levels that IC devices can achieve, other than time-consuming and
expensive life testing. Many individuals in the field of quality and reliability
assurance, when confronted with high-reliability requirements, have therefore
turned their attention from failure rates to failure mechanisms. The assumption
is that those devices which are free of known failure mechanisms will possess
reliability levels equal to or close to state-of-the-art capability.
Since extensive research has been performed in the development of semiconductor
devices, virtually all of the failure mechanisms that can be associated with mono-
lithic silicon circuits have been identified. The existence of most of these fail-
ure mechanisms can be diagnosed through either visual examination or brief elec-
trical and environmental testing. Failure mechanisms that cannot be so diagnosed
but are known to occur can be eliminated or reduced by the specifying of appro-
priate processes, procedures, and controls.
One of the more important procedural aspects is the requirement for a thorough
failure-analysis program: briefly, a detailed diagnosis of failures that occur
during processing or under use conditions. Appropriate administrative machinery
is required to ensure that information regarding processing inadequacies is acted
on in the shortest possible time. However, when basic changes in processing are
considered, a carefUl, and often time-consuming, evaluation is mandatory to ensure
that other failure mechanisms are not introduced into the product as a result of
process changes.
5.2.3 Environmental Requirements
Environmental characteristics specified for IC devices should reflect the
conditions to which the devices will be exposed under use conditions. Additionally,
however, all environmental conditions that are related to known failure mechanisms
of the devices should be specified regardless of whether the devices will encounter
such conditions in use.
The environmental requirements specified for integral circuits are generally
the same as those specified for transistors. Applicable tests are described in
MIL-STD-750, Test Methods for Semiconductor Devices. It may be noted that these
test methods differ from those which military electronic systems are required to
undergo. While including all the types of mechanical and environmental stresses
required for systems, they are particularly.adapted to such low-mass devices as
127 .~~t
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integrated circuits. Frequently, system manufacturers will specify mechanical and
environmental tests for integrated circuits on the basis of the test requirements
of their completed systems. It is not particularly desirable to perform these
types of tests on integrated circuits, because they will not sufficiently accelerate
the potential failure modes.
5.3 Assurance Testing
It should be generally assumed that devices procured to a specification will
possess only those characteristics which are verified by the test requirements
of the document. This assumption is seldom precisely correct, but it is always
advisable because it will usually prevent inadequate devices from finding their
way into systems -- whether their inadequacy is due to failure to comply with
specifications or to misapplication of the device by the system designer.
In a very real sense, the test requirements alone define the device. The
manner in which they are specified is of vital importance, particularly for
military and space applications.
5.3.1 Sample Plan
In any plan by which the characteristics of a large population are assured
by the testing of a sample, there is a risk of not obtaining an accurate picture
of the characteristics of the total poulation. The smaller the absolute size of
the sample, and the smaller the sample is in relation to the total population,
the greater the risk. The sample test results may give an accurate, pessimistic,
or optimistic picture of the true characteristics of the total population. Thus
the plan must be selected to give as accurate a picture of the total population
as cost and time limitations permit.
The accuracy with which the sample test results reflect the characteristics
of the total population is known as the confidence level. For example, if the
results of a sample test are being used to state a reliability level for an
entire lot, then the maximum assured failure rate increases as the confidence
level with which it is assured increases. Thus any statement of failure rate
must include information as to whether it is a measured failure rate or a maximum
failure rate; if it is a maximum failure rate, then the associated confidence
level must also be stated.
Two basic sampling plans, the AQL and the LTPD plans, are used in the
semiconductor industry today. The AQL (Acceptance Quality Level) procedure has
been in use for a number of years. Under it, an inspection level and an AQL are
specified. Fer each lot size, the inspection level specified determines the num-
ber of samples required. The number of samples to be tested increases as the lot
size increases, but the ratio of sample ,size;"to lot size decreases for larger lots.
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MIL-STD-105, "Sampling Procedures and Tables for Inspection by Attributes", specifies
the sample size for any inspection level and lot size and stipulates the number
of failures permitted for any AQL. The AQL value is roughly the maximum average
percent defective permitted if 95% of lot submissions are to be accepted.
The AQL system is known as a "producer1s risk" plan because the producer1s
risk is specified but the consumer1s is not. The manufacturer has approximately
a 5% chance of having a lot rejected if the percent of defective devices is less
than the specified AQL. The lots accepted, however, could have a considerably
higher percentage of defectives than the AQL indicates. This method of quality
assurance is especially unsatisfactory if the sample size is small.
The LTPD (Lot Tolerance Percent Defective) method of quality assurance has
gained increased acceptance in recent years. Under this procedure, assurance
is given that only infrequently (generally 10% of the time) will lots with a
poorer quality than that specified be passed. Since under this plan the consumer
is protected against receiving poor quality 90% of the time, the LTPD system is
a "consumer risk" plan; that is, the risk of the consumer is specified.
The relationship between AQL and LTPD is illustrated by Figure 5-1. This
curve is the Operating Characteristic (OC) for an AQL of 4.0% at sample-sizes
of 15 and 150. An operating characteristic is a measure of the ability of an
acceptance plan to distinguish between acceptable and reject lots. The ideal
operating characteristic is a vertical line intersecting the abscissa at the
desired quality level. This ideal operating characteristic can be achieved only
by 100% inspection. At less than 100% inspection, the operating characteristic
is a measure of the degree to which the results of the sample test assure the
quality of the total lot. For smaller sample sizes, the effectiveness of the
AQL procedure is quite poor. In Figure 5-1, for a 4.0% AQL, a sample size of
150 will permit one lot out of 10 with 11% defectives to pass, while a sample
size of 15 will permit a lot with 25% defectives to pass 10% of the time.
Under the LTPD procedure, the lower end of the operating characteristic is
controlled so that no more than one in 10 lots can pass if the specified LTPD
is exceeded. The LTPD's that can be assured by sample sizes of 15 and 150 are
25% and 11%, respectively.
Under the LTPD plan, sample size is independent of lot size. MIL-S-19500
lists sample sizes and number of defectives permitted for various LTPD's. The
percent defective permitted in a sample size required to assure a specified LTPD
increases as the sample size increases. Under a pure LTPD plan, the percent
defective permitted in the sample approaches the actual specified LTPD as the
sample size approaches 100% inspection.
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The LTPD's given in typical military specifications are generally larger
than the AQL's formerly specified. Thus for large sample sizes greater protection
might be obtained from a typical AQL military specification than from an LTPD
specification; therefore, a modified LTPD plan is in general use today. Under
this modified LTPD plan, a maximum acceptance number or minimum rejection number
is specified. (Minimum rejection number equals maximum acceptance number plus
one.) Under this procedure the maximum size of the sample is specified. The
lot may be accepted after the testing of smaller sample sizes, but the permitted
"percent defective" of the sample is lower.
This modified LTPD plan gives added consumer protection against the
possibility of receiving defective or out-of-tolerance devices, which is greater
with the small lot and small sample sizes of the AQL system.
Typical LTPD levels for current military semiconductor specifications are
5% with a minimum rejection number of 5 for major electrical characteristics,
10 or 20% with a minimum rejection number of 5 for mechanical and environmental
tests, and an LTPD per 1000 hours* of 5; 10, or 20% for life test. A minimum
rejection number is seldom given for life F.rst because test cost will limit the
* LTPD per thousand hours .is designated A.
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size of the samples that can be life-tested for 1000 hours. The cost of testing
is a definite limitation on the level of reliability assurance that can be veri-
fied by acceptance testing -- especially when acceptance tests are performed by
sampling logs that have been accumulated as a result of specific customer orders.
It is seldom economically practical to assure the operating-life reliability
of a given lot of integrated circuits much below the 10% level. For example, to
demonstrate a A of 1% (assure with 90% confidence that the lots will have no worse
a failure rate than 1% per 1000 hours), a sample size of 231 might be tested with
no rejects permitted, or 1 reject might be allowed in a sample size of 390. The
sample size would have to be 1,521 if 10 rejects were to be permitted. To demon-
strate very low failure rates for lot acceptance, testing costs make it necessary
to use sequential-test procedures in which the sample test results of a given lot
are combined with test results of preceding lots to determine the average relia-
bility level.
5.3.2 End Points
Generally, the criterion of failure for environmental testing is determined
by the effect the stress condition has on the electrical characteristics of the
device. These characteristics and their associated limits are referred to as end
points.
When only one or two characteristics are used as end points, they should be
the device characteristics that are the most sensitive to the particular environ-
mental stress applied. Specifying all or a large number of end points is time-
consuming, costly, and generally unnecessary.
Three methods of specifying end-point limits are in common use today:
(1) The end-point limits are the same as the initial electrical limits, e.g.,
Gain = 20 min., 40 max., initial and end of life.
(2) The end-point limits are relaxed from the initial limits, e.g.,
Gain = 20 min., 40 max., initial; and 15 min., 50 max., end of life.
(3) The maximum shift of parameter characteristics is specified on an
individual basis; e.g., the change of Gain for any circuit must be less
than ±20% during the life test.
The second method has been the most widely used. The first method is often
used for "high reliability" specifications, but its value is somewhat questionable.
This method of specifying end-of-life limits does not take into account any possi-
ble inaccuracy in repeating parameter measurements during a life test of several
weeks. If minor shifts in characteristics are causing problems in meeting the
131
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end-point limits, the manufacturer can institute a parameter screen to select
devices to tighter limits then those initially specified. Thus, in effect, no
greater parameter stability than that given by method 2 is assured.
The third method, which is to specify permitted parameter shift on an
individual-unit basis, has considerable merit for assuring the delivery of stable
circuits. This method is the most expensive of the three to implement because it
requires that data on each characteristic be recorded and that calculations be
performed on the shift of each characteristic for each unit to determine if the
lot meets the specified quality-assurance provisions. A precaution that must be
observed when this method is used is to be sure that measurement accuracy is much
greater than the parameter shift permitted. For example, an integrated-circuit
input diode may have a maximum reverse-current limit of 10 nanoamps (10 X 10-9
amperes), with the median of the distribution being a fraction of a nanoamp. It
is most impractical to measure, after 1000 hours of life, even a 50% change in
reverse current that was a fraction of a nanoamp initially. A specification that
uses parameter shift as a criterion should specify a percentage shift or an abso-
lute value, whichever is greater. For example, for an input diode with an initial
limit for leakage current of 10 nanoamps, the end-of-life limit in relation to the
initial values could be specified as +50% or +2 nanoamps, whichever is the greater
current.
5.3.3 Electrical Performance Testing
Historically, tests at 25°C (room ambient temperature) have generally been
used in the semiconductor industry to assure electrical performance. On occasion,
an extreme temperature test, such as high-temperature leakage current and low-
temperature current gain, have been included when performance under extreme tem-
peratures was essential. Thus, for discrete semiconductor components, a minimum
of high- and low-temperature testing has been required because the performance of
transistors and diodes over a range of temperatures has been well understood and
is qUite predictable. The problem of extreme-temperature performance in inte-
grated circuits is much more complex. All semiconductor devices exhibit changes
in electrical performance that are a function of the temperature at which the
characteristic is measured. The relationship of these temperature-dependent
characteristics in an integrated circuit is often hard to predict.
Early in the procurement history of a particular integrated circuit, it may
be necessary to measure several electrical parameters at other than room temper-
ature. As data are accumulated on that particular circuit, it should be possible
to reduce the number of parameters that must be measured at extreme temperatures
and thereby reduce testing costs.
5.3.4 Reliability Screening Tests
Reliability screening tests are those tests performed on an entire lot of
integrated circuits to eliminate potential ~ailures. Such tests must be selected
132
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with extreme care. They must be severe enough to eliminate potential failures,
but not so severe as to weaken the circuits that survive. The development of
proper reliability screening tests requires a detailed knowledge of potential
failure mechanisms for circuits produced from the particular design and process
being used. The most effective screening tests for circuits manufactured by one
process are not necessarily the best for circuits of a different design or manu-
facturing process.
A screening often specified for integrated circuits in which reliability is
of paramount importance is the power burn-in test -- operating each circuit under
an accelerated life-test condition for a period between 24 and 250 hours. This
operating life test, performed on a 100% basis, will remove early-life failures
from the total population and assure a high degree of performance-characteristic
stability.
5.3.5 Reliability-Assurance Testing
Reliability assurance tests often involve accelerated stresses applied to
integrated circuits on a sample basis to assure the quality of a given production
or customer lot. Many of the reliability-assurance-test sequences are destruc-
tive; i.e., the circuits subjected to these tests may not be shipped or subse-
quently used in electronic equipment. Usually, all of these test stresses are
greater than those which will be encountered in integrated-circuit equipment
operation. Table 5-1 shows a typical integrated-circuit reliability-assurance
test plan. This schedule will include mechanical, environmental, and life tests.
Where several tests are included in one subgroup, the same sample of circuits is
subjected to the test in sequence. The failure criterion for these tests is
visual damage or inability of the circuit to meet specified electrical end-point
tests.
Further details on reliability assurance testing are given in Section 6.3.
The key element of an integrated-circuit procurement specification, from
the cost and time viewpoint, consists of the reliability-assurance provisions.
Reliability-assurance tests are expensive from the viewpoint of both test cost
and the cost of units used. They are often very time-consuming and adversely
affect delivery schedules. The importance of standardization cannot be appreci-
ated as much by an individual systems manufacturer looking at his own circuit
requirements as it can by an integrated-circuit manufacturer looking at the
requirements of a number of his customers. Integrated circuits are often pro-
cured in lots of lOts and lOOts. It is obviously not feasible to perform differ-
ent reliability-assurance tests for all of these procurement lots. Standardiza-
tion of reliability-assurance tests would materially reduce the cost of integrated
133
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circuits and at the same time increase the reliability assurance, i.e., permit
larger sample sizes. If several manufacturers are buying to the same reliability-
a.ssurance test sequence, then the cost of testing can be distributed across these
several customers.
The delivery-time element of high-reliability procurement specifications is
often disregarded. Most writers of specifications for high-reliability parts
include a special reliability screen, performance-assurance electrical tes.t, and
sample reliability-assurance sequences. If a unique reliability~assurance
screen is required, the testing process cannot begin until the order is received,
and the promised delivery date will be based on an estimate of the time required
to perform the full screening-test sequence followed by performance and reliability-
assurance tests on samples. Since the reliability-assurance tests alone often
require two months to perform, the promised delivery dates are often far in the
future. The possibility of missing a promised delivery date is great because there
is no assurance that the lot submitted to reliability screening will successfully
pass the reliability-assurance tests until the last end-point measurement is made.
If the lot fails, the entire sequence must be repeated.
Table 5-2 outlines the interrelationships of reliability, cost, and delivery.
TABLE 5-2
RELIABILITY/COST/DELIVERY TRADE-OFFS
Test Test Additional Normal Delay Valve ForLevel* Cost ($) In Delivery Time Reliability
Power Burn-In 100%t Moderate Moderate High
Drift Sample Moderate Moderate Medium
100% High Long Medium
High-Temperature Sample Low Short Low
Storage 100% Low Short Low
Environmental Sample Low Short Medium
100% High Long Medium
Hermetic Seal Sample Low Short High
100% Low Moderate High
*Sample = 30% or less. t Normally.
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5.4 The line-Qualification Concept
The practice of qualifying a manufacturer to produce a particular part has
been commonplace in military specifications for a number of years. Part qualifi-
cation generally depends on standardization of operating characteristics, since
such qualification is based on a particular end-use item. On the other hand, most
specifications utilizing the part-qualification concept contain no provisions for
the standardization of various tests and processes. In essence, this approach
attempts to force standardization in areas where it is considered unfeasible and
to omit standardization in areas where it is practical. In addition, for any
qualification concept to acquire the desired result, it is necessary that a
reasonably continuous production process be maintained. This implies a continuous
demand for a specific item, if the individual-part-qualification concept is to be
successful. Technological innovations and economic factors usually prevent a long
and reasonably constant demand for any specific item. Therefore, as standards or
use patterns change, requalification or qualification for other items is required
under the part-qualification concept.
The concept of line qualification has the potential for eliminating, or at
least minimizing, many of the undesirable aspects of part procurement that are
attributable to qualification based on specific part types. It is based on the
fact that most production lines produce a variety of end-use items that differ
only in their operational characteristics. The quality and reliability of parts
fabricated from the same basic materials and processes are essentially identical.
For example, a typical transistor production line may produce a family of six
devices that cover a broad range of forward-transfer characteristics. Each tran-
sistor type in this family will possess unique operational characteristics suited
to a particular application. However, the inherent reliabilities of all six
devices in this family are identical. In other cases, minor alterations in a pro-
duction process make it feasible to produce thousands of part types all of which
possess unique operating characteristics but are essentially identical with regard
to quality and reliability. For example, a production line that produces
integrated circuits on a standard sUbstrate, and has as its only process variable
the pattern of the deposited intraconnections, could produce over 100,000 devices
which, though operationally unique, would possess the same reliability.
Line qualification would qualify a manufacturer to produce a class of parts
on a single production line. Current qualification procedures and tests, with
slight modifications, can be utilized for this purpose. Limits on the operational
characteristics would be established in all ins.tances in which there is a known
relationship between the part failure rate a~d~ particular operating character-
istic. In other instances, limits would be necessary to provide a reference for
quality-assurance testing. Where such limits are established, they would consti-
tute a "window" at the end of the production process through which only the accept-
able parts could pass.
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Effective use of the concept of line qualification will require that the
quality decision be made on the parts before unique operating characteristics are
established. Therefore, the failure criteria for quality-assurance testing cannot
be established on end-use operating parameters. It is, however, feasible to use
the delta-testing technique, in which failure criteria are based on a maximum
allowable variation for a particular operating parameter.
An important condition in the concept of line qualification is that all
quality- and reliability-assurance testing is performed before purchase orders are
received. The parts are stored in controlled storage facilities (bonded warehouses)
until subsequent screening is performed to select operational characteristics to a
particular purchase order. Additional testing may be performed at the time of pur-
chase to assure operation of the part in some unique application not covered by
the established quality- and reliability-assurance program. Essentially, this
additional testing, whether of an environmental or operational nature, will be in
the form of screens. Controls are necessary to prevent return to the controlled
storage area of parts that have been degraded by such screens.
Properly administered, the line-qualification concept will provide the
following advantages over qualification by individual part types:
(1) The cost of parts will be reduced, since qualification costs are
amortized over a broad product base. In addition, the removal of
specialized testing and process specifications from the areas of
manufacturing and quality-assurance testing would substantially
increase the efficiency of these operations and further reduce cost.
(2) Delivery time will be shortened significantly. Under the part-
qualification approach, which forces manufacturers to comply simul-
taneously with a large number of specialized testing and process speci-
fications, delivery time often exceeds six months. Delivery time under
the line-qualification approach ~s expected to be less than two weekS.
(3) The part manufacturer will be able to pace his production process at a
reasonably steady rate and let the controlled storage area absorb the
normally erratic influx of purchase orders. The degree of production
control required to produce many types of parts -- to the requisite
reliability level associated with their particular application -- is
virtually impossible if the production and quality-assurance processes
are not maintained at a continuous and steady rate.
Any approach to high-reliability procurement specifications must face the
economic realities of industry. If manufacturers are to institute expensive'
qualification and reliability-assurance programs, there must exist a suff'iclent
demand for the parts manufactured under these programs. Line qualificatiorr per-
mits the manufacturer to associate a brdad product base with a: given: program,
1.37
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thereby increasing his market. Since his production-line and quality-assurance
investment is not dependent on the market for specific part types, he is able to
operate at a considerably lower financial risk.
5.5 Commercial Specifications
A typical digital-IC specification (Stewart-Warner DTL Dual NAND Gate) is
shown as Exhibit 5-1.* This specification has a format similar to that used for
transistors; included are (1) a description of the intended application, (2) a
brief description of unique parameters, (3) absolute maximum ratings, (4) elec-
trical characteristics, (5) schematic and logic diagrams, and (6) package con-
figuration and dimensions. Note that the parameter terminology resembles that
which describes a piece of electronic equipment. These parameters are the "black
box" type, describing only the input and output characteristics of the IC device.
The characteristics of individual components inside the IC are not usually speci-
fied in this document.
Exhibit 5-2 is a more complete specification (Signetics DTL Gate). It
includes curves describing typical device characteristics, brief application notes,
and a few test circuits.
What are the major features of a commercial specification? This question is
best answered by a point-by-point examination of such a specification (in this
case, one describing a J-K flip-flop produced by Sylvania; see Exhibit 5-3). The
description of the fabrication process -- monolithic silicon epitaxial -- indicates
that the device is produced by a standard technique. At the bottom of the first
page is a brief discussion of how the circuit functions, information that may be
helpful to the circuit designer if this function is complex.
A number of device parameters are specified on page 3, -- among them
temperature ratings and thermal gradients, which should always be included in a
specification but are often omitted in the commercial IC type. Note that this
device has an operating-temperature range of 0° to 75°C, which may restrict its
use in some airborne systems. The specification should give minimum/maximum limits
for all critical design parameters, especially at the temperature extremes. Many
of today's commercial specifications omit such limits for the majority of the
parameters, giving typical values instead.
Any transient-response parameter listed in the specifications should be
clearly defined, as is done in Figure 10 of Exhibit 5-3. A complete description
of the test circuit and waveforms should be included, as shown; without this
information, parameter limits are meaningless. Correlation of transient-response
data is very poor unless all tests are performed on similar test equipment and
under identical circuit conditions. The correlation problem is so acute that the
manufacturer often builds two identical transient-test sets and allows his cus-
tomer to use one of these sets for inCO~ing;~Spection.
138
* See page 5-23.
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Exhibit 5-4 is a typical analog IC specification that describes a Motorola
differential amplifier composed of two monolithic chips in a modified TO-5 package.
The specification format is the same as that for the digital IC device except that
the parameters and tests are usually more detailed, for reasons discussed below.
Exhibit 5-5 describes an 8-watt 4-chip servoamplifier (produced by Norden)
which is housed in a TO-53 power-transistor package. The data sheet contains a
pictorial description of the package contents, which is helpful for analyzing the
circuit. Also, the gain stability is specified over a temperature range.
The specification appearing as Exhibit 5-6 describes a general-purpose
amplifier designed by Autonetics and produced by Texas Instruments. Circuits of
this type are being used in the Minuteman guidance system. Note that three basic
test circuits check out the entire amplifier, which is contained in the 1/8 x 1/4
flat pack (14 leads).
5.5.1 Differences Between IC and Transistor Specifications
Typical IC and transistor specifications differ in several important
respects:
(1) Since the IC is a combination of devices (e~en though it may be
contained in a single monolithic chip), the specification parameters
will be similar to those for an equipment composed of discrete parts.
Instead of breakdown voltages there are supply voltages or minimum
operating voltages, and rather than leakage currents there are input-
reverse or power-drain currents. New terms in the IC specification
include common-mode rejection ratio, discrimination factor, propaga-
tion delay time, and others. In many cases, detailed design param-
eters and application data will be quite limited in the IC specification.
The user must work with each type of device to exploit its full capa-
bilities; this is especially true with the analog (linear) types.
(2) The schematic presented in the IC specification represents only the
basic device function, not the true electrical equivalent. As has been
discussed, monolithic-circuit diodes are really shorted transistors;
transistors are four-layer devices with associated, complementary tran-
sistors; and resistors have associated transistor-capacitor character-
istics. One must therefore be careful in using the schematic for analy-
zing circuit response.
(3) Because of the newness of ICls, most IC specifications describe the
tests necessary for checking the parameters specified in the document.
These tests vary from vendor to vendor, even for the same parameter-.
The standard electrical tests of MIL-STD-750 are inadequate for inte-
grated circuits.
,
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5.5.2 Developing the IC Specification
Many types of analog and digital IC's are described by commercial
specifications. The system designer can frequently use these commercial devices
as off-the-shelf items (i.e., without modification). However, in many programs
the general trend has been toward in-house specifications, especially for a new
product. In-house specifications can be simple, consisting, for example, of a
burn-in requirement imposed on a commercial specification; or they may be complex,
perhaps describing a custom-type circuit. If the designer cannot utilize one of
the standard commercial integrated circuits, he must prepare a specification and
submit it to the solid-state industry for price quotations. This procedure might
involve the following steps:
(1) The circuit must be analyzed to determine if it can be integrated by
standard techniques, and whether it is to be the monolithic, thin-film,
or hybrid type. These decisions often require close coordination
between the device user and manufacturer.
(2) The decision must be made whether to specify parameters in a black-box
or specified-point manner. The parameters discussed thus far are con-
sidered the former type, since they describe the sum of the individual
components in the IC device. In some IC applications, the character-
istics of one or more of the individual components (transistors, resis-
tors) are required by the device user, in which case the specification
must include specified-point as well as black-box information. An
extreme example of specified-point parameters for IC's can be found in
Exhibit 7, a specification for a master die*. Note that the individual
characteristics of the resistors and transistors are specified under
'~lectrical Characteristics", even though these resistors and tran-
sistors are contained in a single monolithic silicon chip. Generally,
however, IC's requiring specified-point parameter descriptions do so
only for a few components in the silicon chip. The black-box descrip-
tion is usually preferred by both vendor and user.
(3) The minimum number of tests needed to describe the IC adequately must
be determined. For analog ICls, some parameter tests can be quite com-
plicated, and should therefore be completely described in the specifi-
cation, including test parameters, minimum and maximum limits, a sche-
matic description of the test circuit, types of equipment to use, and
waveform and component values.
(4) The specification should classify the various tests according to
inspection level. These levels establish the number of IC's to be
*The master die is generally used as a design tool. The resistors and transistors,
contained in a single monolithic silicon chip, have their electrical contacts
(base, emitter, etc.) brought out to a metalized island. This allows the circuit
engineer to fabricate his own design by.~int~rconnecting.the various components
to form the circuit.
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tested in various cases. Some tests (e.g., quality assurance) must be
imposed on every IC. Other tests may be concerned with noncritical but
still important parameters, in which case testing can be conducted on a
sampling basis. Careful consideration should be given to which tests
are to be performed on a 100% inspection level, since testing adds sub-
stantially to the cost of IC devices.
(5) Schematic and logic diagrams (if applicable) should be included. The
schematic should indicate only the basic function, not the parasitics.
(6) The package configuration should be presented, its dimensions having
wide enough tolerances to facilitate the selection of alternate manu-
facturing sources.
5.5.3 Quality-Assurance Requirements
The IC specification will contain additional requirements if it is of the
military or high-reliability type. Electrical, environmental, and mechanical
tests will be included in the specification to ensure the reliability of the cir-
cuit. One of the most valuable of these quality-assurance tests is electrical
burn-in. For this test, care should be taken in specifying the burn-in time,
since 100% inspection is required -- and device cost is directly related to test
time. The time requirement should either be based on the vendor's data or estab-
lished as test data become available. Dynamic burn-in is usually preferred over
static burn-in for pinpointing potential failures, but is more complex and time-
consuming With respect to test fixtures. Typical burn-in times for IC's are:
commercial, 0-24 hours; military, 160-240 hours; and high reliability, 240-500
hours. The military and high-reliability devices are also given a 1000-hour life
test on a sample basis.
5.5.4 The Alternate-Source Problem
A first impression of today's IC market is that device standardization is
impossible. Until recently, JEDEC numbers (6N500, 10N80 etc.) were not assigned
to ICls. Also, one manufacturer recommends DTL, another TTL, another RTL, and
recently MOS-FET has taken its place in the field; the market offers various types
of IC packages. Closer examination of the IC market, however, shows that alter-
nate sources for established off-the-shelf circuits are appearing in increasing
numbers. Several of the smaller IC manufacturers have negotiated with the semi-
conductor giants and have obtained the right to produce identical circuits. As
mentioned previously, there are standardization trends toward the modified TO-5
and the 1/8 x 1/4 flat package.
Thus if one surveys the IC market with more than just a quick glance, he will
find that the multiple-sourcing problem is not as difficult as it first appears,
particularly with respect to digital circuits. Some multiple sourcing has been
accomplished in analog-type IC's as a result of in-house specifications developed
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by the large system manufacturers. An example is the Minuteman program, for
which Texas Instruments and Westinghouse are alternate sources for several analog
devices.
5.6 Checklist for Integrated·Circuit Specifications
The following itelns constitute a basic checklist for integrated-circuit
procurement specifications:
(1) Is the circuit being specified as a standard circuit or does it require
custom design? If it is a standard circuit, the procurement cycle is
materially reduced because parts are already available at the integrated-
circuit manufacturer.
(2) Are the required performance tests adequately specified? The difference
between listing a performance requirement in general terms and listing
it in specific terms must be understood. Most maximum ratings are
included in specifications in general terms. When a specification is
reviewed, the general ratings and requirements should be carefully
analyzed and the specification not be accepted by the integrated-circuit
manufacturer unless the general requirements are acceptable. It must,
however, be realized that unless the general requirements are backed up
with specific tests to be performed on each production lot, they will
not be verified by test for each lot of integrated circuits. For
example, if a specification contains a general statement that the inte-
grated circuit shall operate over a temperature range of -55°C to 125°C
and yet include only specific 25°C performance tests, it should not be
expected that the same electrical limits that are guaranteed at 25°C by
test will be applicable at the temperature extremes.
(3) Every specification should include quality-assurance requirements.
Merely stating that an integrated circuit shall have specific character-
istics is not sufficient. The specification should include the quality-
assurance requirements to be applied to the various performance and
reliability characteristics. It should list an LTPD or AQL for the spe-
cific electrical and reliability-assurance tests that are required.
These LTPD's or AQL's should be carefully specified for the best com-
promise between the assurance required and the cost of this assurance.
Certain electrical parameters should have tight quality-assurance
requirements -- generally those which are critical to the circuit per-
formance and Which can vary as a result of process variations. Others
that are perhaps less important to the performance of the circuit, or
are strictly design considerations, should have looser LTPD and AQL
provisions. The proper selection of the quality-assurance requirements
will materially reduce the cost of integrated circuits without impairing
the performance or reliability.
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(4) The reliability screens that are specified should be effective in
removing potentially poor individual circuits from the total population
without impairing the quality and reliability of the circuits that are
not removed from the population.
(5) The reliability-assurance tests should be in a standard format and
should be an effective compromise between the reliability assurance
required and the cost of reliability assurance.
(6) The element of delivery must be considered in the development of the
procurement specification; otherwise, the integrated circuits may not
be available on a timely basis.
(7) The element of cost is critical. Does the specification require special
testing techniques that are not standard? If it does, the cost of the
circuits will be materially increased. Does the specification have
performance requirements that cannot be met with standard products? If
it does, the cost will again be increased because the integrated-circuit
manufacturer must start special material into the production line rather
than use standard material from which he can select to a customer's spe-
cific electrical requirements. Does the specification impose severe
selection criteria that will reduce yield and thus increase price? Does
the specification have an excessive number of tests at extreme tempera-
tures? This, too, will materially increase cost.
(8) The most difficult element in integrated-circuit procurement is the
correlation of system reliability requirements with those which can be
practically obtained on an individual lot of integrated circuits. Many
system reliability engineers attempt to incorporate the system reliabil-
ity requirements into the integrated-circuit procurement specifications.
This is seldom practical. It is usually not economically feasible to
test in a given production lot the number of circuits necessary to
assure that a system's reliability goal will be met -- often a very
difficult fact to accept. One solution is to specify procedures and
controls that are known to minimize the failure mechanisms associated
with the particular device, along with appropriate testing to remove
defective and potentially defective devices from the procurement lot.
(9) The integrated-circuit purchaser must carefully evaluate the performance
of the integrated circuits he is designing into his system and then
specify the performance characteristics that are essential to his sys-
tem's performance. If a characteristic is not important, it should not
be specified, unless it is indicative·of a failure mechanism. Adequate
design margins are essential. Although initially a large number of
characteristics may have to be specified, the specifications should
constantly be reviewed to determine which characteristics tests can be
eliminated. The performance and reliability tests specified must be
those which are significant. 143
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(10) The integrated-circuit manufacturer should be brought into the
specifications-preparation picture. He can make suggestions on the
most effective specification for obtaining maximum performance and
reliability assurance at minimum cost. Experience shows that it is
generally very difficult to change specifications once they have been
established; therefore, competent manufacturers should be consulted
before the specification is prepared. The integrated-circuit manufac-
turer is just as interested as his customer in having effective specifi-
cations. If the specifications are effective, his costs will be reduced
and his customer-relations problems will be minimized.
(11) Since the equipment necessary to test integrated circuits is significantly
more complex than that used for discrete semiconductor components, the
tests to be performed by the customer's incoming inspection must be care-
fUlly considered. Most integrated-circuit manufacturers are willing to
list the tests they have performed for a specific order and will give
the test results if requested. Incoming inspection should utilize the
most significant functional tests to assure that no gross performance
problems exist. Such problems could result from a lack of specification
clarity or improper handling of the circuits during shipment. The sim-
plest test for a digital element is to measure the transfer character-
istics; for a linear element, to measure the circuit gain. D-c tests
are much more practical to perform than dynamic tests and generally
easier to correlate with the integrated-circuit manufacturer. They
usually assure that the circuit meets requirements and normally reveal
shipment damage. It is generally not necessary for the customer to
check high- and low-temperature characteristics, sWitching-time charac-
teristics, or loading characteristics under more than one condition on
a routine incoming inspection basis.
It must be remembered that the problem of integrated-circuit procurement
specifications is complex. It can be solved only by a very high degree of cooper-
ation and mutual effort between the integrated-circuit supplier and integrated-
circuit user. 144
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PHYSICAL 0UTLINES
TWO AND AHALF TIMES ACTUAL SIZE
K - PACKAGE
(MODIFIED JEOEC TO·5)
The SE115 is a semiconductor intergrated circuit fabricated within a monolithic
silicon substrate by the planar technique. It is intended for use in high speed, low-
power computer systems, and is designed to meet or exceed the mechanical and
environmental. requirements of Mll-S-19500. Some of its outstanding features are:
• High Noise Immunity
• High Speed
• High Fan-Out
• Full MIL Temperature Range
The SE115 is designed to allow maximum flexibility of application in that in
addition to the 2-input Dual NAND/NOR Gate configuration, the Exclusive-OR function
is provided by tying the outputs (Pins 2 and 10) together. Additional input and output
characteristics of the SE115 are compatible with those of other Signetics SElOO-
series elements and, in general, with conventional DTl Solid-State digital circuits in
the same voltage and power range.
(SIDE VIEW)
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SEllS - Logic Diagrams
NAND NOR EXCLUSIVE· OR
("UP" level = I) ("DOWN" level = I) ("UP" level = I)
Af5+
r---' r---'"
A+t>+
A I
B I E I E
I
B I B I
I I I I I C
±t>t Cit>+F A IC I II Fo I o I B IL ___.J L____ J L ____ J
E=AB F=CD E=A+B F=C+D C=AB+AB
=AB+AB
~-~ Isolation diodes shown dotted. See Note 4 under Electrical Chorocteris~cs 1
065 .160
:055 ~.740 ~12L ,KOVAR---:" ---.f:OO. .006L~ ~ _---.r-.004 TYP
...-------t-L "'""" f
.025 J J .03 GLASS
.015 (see note II
G - PACKAGE
(MODULAR GLASS-KOVAR)
(SIDE VIEW)
NOT ES:
(I) Recommended minimum offset before lead bend.
(2) All leads weldable and solderabie.
(3) Pin 1 on K-Package internally connected to case.
(4) All dimensions in inches.
r;~~TllZ T;~~l rOI. TYP
jr--------i===I~'O=--' .015
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(lOP VIEW) .012
DTL DUAL NAND/NOR
ABSOLUTE MAXIMUM RATINGS
(NOTES 1, 2, 3, 5)
VOLTAGE APPLlEO
CURRENT RATING
(Note 4)
STORAGE TEMPERATURE
OPERATING TEMPERATURE
V2,3,4,b,7,8,9.IO
V,
1,,'0
12,J .... 7,9.'UO
+8V
-8V
+30rnA
-30rnA
-6SoC to +17SoC
-SsoC to + 12SoC
ELECTRICAL CHARACTERISTICS
(Notes I, 2-Standard Conditions: V. = +4.0V, V, = -2.0V, V, = OV, T= +2SoC Unless Otherwise Specified)
CHARACTERISTIC MEASUREMENT MIN. TYP. MAX. UNIT CONDITIONS
"0" OUTPUT CURRENT 1,.1" 10 rnA V,.V,o=+0.6V, V,.V,=1.7V(Note 7) 1,.1,0 10 rnA V"V,o=+0.6V, V"V,=1.3V, T=+12SoC
1,.1'0 10 rnA V"V,o=+0.6V, V,,V,=2.0V, T=-SSoC
"I" OUTPUT CURRENT 1,.1" SO ,.,.A V,'v,o=+S.OV, V,,V,=l.lV(Note 7) 1,.1,0 SO ,.,.A V,.V,o=+S.OV, V,.V,=O.7V, T=+12SoC
1,.1'0 SO ,.,.A V,.V,o=+S.OV, V"V,=1.4V, T=-SSoC
OUTPUT BREAKDOWN VOLTAGE V"V,o 8 V I,.IIO=I,.,.A, V,,V,=OV
OUTPUT CAPACITANCE C"C,o 10 pf V,.V IO=+2.0V, V,.V,=OV, Note 2, 6
INPUT BREAKDOWN VOLTAGE V,.V.,V"V. 8 V 1,.I•. I,.I.=IOp.A, V•.V,.V.,V,=OV
INPUT LEAKAGE CURRENT 1,.1.,',.1. 2S0 nA V"V.,V"V.=+S.OV, V.,V"V.,V,=OV
1,.1•. ',.1. 2S ,.,.A V,.V•.V,.V•.=+S.OV, V•.V"V•.V,.=OV, T=+12SoC
INPUT TURN·OFF CURRENT 1,.'.,1,,1. -1.8 rnA V,.V.,V,.V.=OV
1,.'.,1,,'. -1.9 rnA V,,V.,V,.V.=OV, T=-SSoC to +12SoC
INPUT CAPACITANCE C,.C•.C"C. 10 pf V,.V•.V,.V.=:+2.0V, Note 2,6
LOAD RESISTOR CURRENT
"
-1.6 -2.4 rnA V,=OV
POWER CONSUMPTION
FROM POWER SUPPLIES
Output "OFF" 17 rnW V,=V,=OV
Output "ON" 12 rnW
SWITCHING TIMES
Turn·On Delay To, 60 ns See Figure 9
Turn·Off Delay Tolf SO ns See Figure 9
AVERAGE PROPAGATION DELAY Tpd 30 ns See Figure 8
FAN·OUT
(To Signetics Standard
Unit Load, Note 8) S T=-SsoC to + 12SoC
Note.: (1) Voltage and current subscript, refer to pin numbers. Pins not specifically referenced are left electrically open.
(2) All voltage and capacitance measurements are referenced to Pin 1. Positive current flow is defined as into
the pin referenced.
(3) Maximum ratings are limiting absolute values above which serviceability may be impaired.
(4) Precautionary measures should be taken to insure current limiting in accordance with maximum rating should
the isolation diodes, shown at input and output pins, become forward q,;ased.
(5) Maximum allowable power dissipation = 100Mw.
(6) Capacitance as measured on Boonton Electronic Corporation Model 75A·S8 Capacitance Bridge or equivalent.
Frequency af 1Me, Signal Amplitude 25mVRMs. All pins nat specifically referenced ,are tied to Pin 1 for
capacitance tests.
(7) Positive NAND Logic Definition, "UP" level = 1, "DOWN" level =O.
(8) Signetics Standard Unit Load is defined as an SE 101 Gate input.
(9) Manufacturer reserves right to make design and process improvements.
JII. ;;:<i' :.,;.\.:~~4.
·;;.I:t., ,:,
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EXCLUSIVE-OR GATE
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DTL DUAL NAND/NOR EXCLUSIVE-OR GATE
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OUTPUT DELAY
CHARACTERISTICS
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PROPAGATION DELAY MEASUREMENT CIRCUIT (8)
APPLICATION DATA
In any application (e.g. EXCLUSIVE-OR) in which the collectors of two or more
SE115 gates are tied in common, the pull-up resistor, Pin 9, should be connected to
Pins 2 and 10. Up to five gates may be used in such as configuration, but only one
gate in the array need have its pull-up resistor connected. Use of the pull-up in these
circumstances assures that at high temperatures, leakage current will not be drawn
from the inputs of gates being 1riven by the SEI15.
Amore general configuration than the EXCLUSIVE-OR shown in the logic diagram
on the front page would be one in which A and B are the inputs to one gate and C
and 0 are inputs to the other. The output is then 1iIl+M !lY..!IlJ1!opriate substitu-
tions in this general equation, the EXC~R function (AB+AB = AB+IIB, true
for A"* B) or the comparison function (A'IJ+J:B =AB+~, true for A=B) can be
generated.
Two or more SE115 gates with the collectors tied in common can also be used
in commutation applications. If the signals to be commutated (A,B,C,O....) are
connected to one of the two inputs on each gate, and appropriate timing signals\W' TeT" T•...) are connected to the other input Qn each gate, the functionT,+ T,+CT,+OT. is generated.
SWITCHING TIME TEST CIRCUIT AND WAVEFORMS (9)
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CHARACTERISTIC
SUMMARY
1) Logic at the inputs - In
addition to the basic J-K flip-
flop function of determinate
output states for every input
condition, the Sylvania SF-52
and SF-53 have three J and
three K data inputs which can
be used to provide the AND
function right in the flip·flop.
This provides greater system
speed equivalent to the speed
of the flip-flop and reduces
the number of external NAND
gates necessary to perform
system operations. **
Sylvania JK Flip·flop
L.ETTERS IN ( ) ARE PACKAGE PIN CONNECTIONS,
., 1"1•• •K5 (N
J K Qn. Qn+l
0 0 0 0
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 0
WHERE J = J, • J•• 'J•
K=K,·K,·K,
TRUTH TABLES
K = Qn + 1 = J {In + R Qn
L = Qn + 1 = J <in + K Qn
LOGIC EQUATIONS
2) Internal Complementing - The circuits are internally complemented which means all J and K terminals are usable
as data inputs in all systems. This provides maximum speed and maximum fan-out from the flip-flop itself and simplifies
systems wiring.
3) Operation at low frequencies and clock edges as long as 200 nanosecs is made possible by use of charge control
devices.
4) Operation at frequencies greater than 20 me is made possible by using charge control devices (instead of a
master slave operation) coupled with a discharge network which removes any excess stored charge at high frequency.
5) Negative edge triggering - Triggering is done when the clock goes negative. This permits the rest of the system
to be inhibited (positive logic) at the time the flip-flop is going through its translation.
6) Raceless - The inhibiting action of the clock input also directly inhibits the J and K terminals thus preventing any
race problem internal to the flip-flop.
7) Raceless in a system where one flip-flop drives another in that the J and the K information must be present 20
nanoseconds before the negative going edge of the clock to register and the delay through a flip-flop is greater than 8
nanosecond.
8) Triggers on clock pulses as narrow as 20 nanosecs;t the charge storage (memory of data on J and K terminals)
is accomplished rapidly through low impedances. No master flip-flop has to be set.
9) Noise immune clock - Triggers on the voltage level of the clock and can therefore tolerate high noise or ringing
on the clock when it is i... the "1" or the "0" position the same as a SUHL gate. Because of this characteristic the clock
input is also tolerant to overshoot in either direction.
10) Provides asynchronous (direct) SET, PRESET and RESET terminals each of which represents a gate load of 1 and is
independent of the clock. The application of a "0" to anyone of these will cause the corresponding side to go to "1"
11) All J and K terminals represent a gate loading of one. The clock terminal represents a gate loading of 1.5.
12) High fan·out: 12 min. for SF-52; 6 min. for SF-53.
13) High speed: 20 me clock. Propagation delay times· typically
13 nsec tOft, 25 nsec t...
14) High noise immunity ±900 mv at 25°C and worse case fan-out
±600 mv from O°C to +75°C and worse case fan-out.
15) High capacitance drive up to 60~ pf.
16) High logic swing: Logic 0 is typically 0.26 volts. Logic 1 is typically 3.3 Yolts at 25°C.
17) Low power: typically 50 milliwatts.
18) Low output impedance in the "0" and "1" level reduces noise pick·up.
tUnused emitters tied to greater than 3.0V
oO;See applications on back pale. 1~-
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J·K SWITCHING CHARACTERISTICS
FOR ALL OPERATING CONDITIONS
TA = +25°C
Vee = 5.0V
Load = F.O. = 1
C, = 15 PF
TEST SYMBOL CONDITIONS MIN. MAX. UNIT. FIG.
1. Output Switching Charact. CLOCK
(Toggle Cond.) 10A) Turn-Off tOFF 20 nsec
Delay VeA = 3.5 V
B) Turn·On tON tC.=tCF ~ 10 nsec 40 nsec
Delay tew = 100 nsec
C) Rise Time t. Freq = 5 M.C. 5.0 "sec
D) Fall Time t. B.O nsec
E) Amplitude VA 3.2 Volts
0
2. Trigger Conditions
(Toggle Cond.)
Same as in 1..
A) Clock Pulse Width tew Except for t ew 20 nsec 10
B) Clock Am plitude VeA Same as in 1. 1.8 VoltsExcept VeA
C) Clock Slope teo VCA - 3.5 V 200 nsec(Neg. Going) to. ;;;; 50 nsec
lew = 100 nsec
Freq = 1 M.C.
_.•._-
3. J·K Terminal
A) Enable Level V'N Same as in 1. 1.8 Volts 11B) Inhibit Level V'NN 1.2 Volts
4. Set·Preset·Reset Terminal Set-Preset-Reset
A) Post Time t, (2 q, Clock) 100 nsec 12
Setting time after Same as in 1. t,=t. = 10 nsecclock has changed VCA = 3.5 V
state of FF Freq = 5 M.C.
B) Pulse Width te.w 40 "sec
C) Turn·ON Delay tooN 20 nsec
D) Turn-OFF Delay toem 40 nsec
0 0
rr======~-~==--~=o=====;]
TEST S£T-UP FOR ME.ASURlHG J-Il: FUPflDP
(SF-50'S) SWlTCMlHG PIIRAN:ETERS
NOTES:
lllc..·l!lP#ll~SSTU"I.
1211"RAMSlSTQltlllll(ZJl'JOt
CIlt !QUMlOfl'.
UI1l0'CQU: OWUoCTPtI$TIt
-.
SETTING OF POTENTIOMETER
(II ENABLE: CONOlTION Ve;Il SET AT I.ev
(21INHlBIT CONDlTIOH VU615E1" AT I.2V
OUTPUT CONDITIONS
~~LE _ ~~~~DAPR~:RA~riLL
TIME APPEAR NORMAL
lNH:8lT _ OUTPUTS 00 NOT CHANGE
MODE
SYNC
PULSE
FIGURE 10 FIGURE 11
o
4 6 B 10 12 14 16
FAN OUT ......
TYPIC Al SWITCHING CHARACTERISTICS
·J-K .FLIP-FLOP
MAXIMUM FRECUENCY vs F
TA • +2S-C
L =1' PF
ICLOCk P.W. =20 NSEC)
Is. ••10 pr'
(CLOCK ?w. =40 NSEC'
<1 20!
>-
u
z
"'::>Ii! to
IE
TO TtSTKT/PA£S[T
GROUND I(IK.I(! ''''JrJI TO+3.ov
APPl.Y II ttl sET/PflESET
TOTer REgt_
sYIIC. =:o,:,~J~~:IIl, TO t3.ov
FIGURE 12
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CLOCK0-6---+--4---!--......--+-...:..:.---..--+-...:.:_
AESETo---......-----<-----~----4--_
APPLICATION 1.
Synchronous Binary Decade Counter
Uses only 4 Sylvania SF 50 series JK flip flops.
Clock frequency up to 20 me. Counts up to 20 me.
All outputs appear simultaneously. Output can be de-
coded on the next positive clock transition.
APPLICATION 2.
Synchronous Binary Counter
This demonstrates the advantage of multiple J and K
terminals. This uses only 4 Sylvania SF 50 series JK
flip flops. Because gating is done internally this circuit
has no external gate delays and can count at 20 mega-
cycles, using 4 packages and dissipating a total of
less than 200 mw.
CLOCK~'------1f---+----+--""'--+---'
RESETo----<'-------+-----.....------'
CONTROL
INPUTS
CONTROL
INPUTS
TO NEltT
STAGE:
APPLICATION 3.
Ripple Counter
This simple ripple counter demonstrates the simplicity
of systems with Sylvania SF 50 series J K flip-flops.
. 1 1 X 109
Countmg speed - n stages x 30ns/stage = n x 30 cps
APPLICATION 4.
Serial to Parallel Converter - Shift Register
Uses 4 Sylvania SF 50 series JK Flip·flops.
Clock frequency up to 20 megacycles. Shift and read
out up to 20 megacycles.
APPLICATION 5.
Technique for eliminating clock skew problems
In cases where two registers, are driven from different
clock sources because one clock driver source could
not drive both registers or where a logical delay is
introduced in one clock line, the output of the first
register may arrive ahead of time and be recognized
by the second register erroneously.
This can be solved by use of multiple J and K terminals
of Sylvania SF 50 series F.F. Tie clock of Register A to
J, and K, of input stage of Register B.
The input stage of Register B stores information on
J 2B (and K2B) during the time between t , and t 2 (must
be greater than 20 nsec). At t 2 , when J" (and K,,) goes
negative it inhibits any additional information input.
Any" 1" or "0" stored in stage 1 of Register B will be
held for a minimum of 100 nanosecs. Clock skew can
be up to 100 nanosecs.
CLOCk0-4---+--4---t--......---t--
RESET
n STAGE SHIFT REGISTER n STAGE SHIFT REGISTER
REGISTER A REGISTER B
to II '2 IS 14
c.~r~..... II-IO".-I,
Ce r-tSl<EW
QA~J28 I
J'B .JI~----""'- _
OUTPUT
SYLVANIA
;/iNEliiFTELEPHONE &ELECTRONICS ~
ELECTRONIC COMPONENTS GROUP
SEMICONDUCTOR DIVISION. 100 SYLVAN ROAD. WOBURN, MASSACHUSETTS
TRANSISTORS DIODES MiCROWAVE DIODES RECTIFIERS
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MC1519
•
•
•
•
• MONOLITHIC
• SILICON EPITAXIAL PASSIVATED
AUGUST 1964 - OS 9036
•
•
•"'Compatible - a Motorola process utilizing thin film resistors deposited on a silicon
monolithic integrated circuit. •
... featuring NPN inputs and PNP outputs. Two monolithic com-
patible· chips are used to provide a versatile and extremely
stable amplifier.
Characteristic
Puwcr Supply Voltage
Power Supply Voltage
Differential Input Signal
Total Power Dissipation
Derate above 2SoC
PNP OUtput Transistor Power Dissipation (each)
Derate above 25°C
Operating Temperature Range
Storage Temperature Range
S,mbel Rltlnl Unit
Vee +14 Vdc
Vee -14 Vdc
vin :5 Vdc
Po 500 mW
3.3 mw/oe
Po 100 mW
0.4 mW/oC
TJ -55 to + 125 oc
Tatg "65 to +175 °e
•
•
•
•
•
•
I CIRCUIT SCHEMATIC~------
10
40-----1
2.7K 2.7K
157
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MC1B19
Characteristic
Dlflt'l't'utl.ll Vllltaitl' Gain
IV in 10 mV.I 10 ke)
AC Ga1l1 Matt'h
IV 1I1 10 mV. I 10 ke)
t\lIlll1\on-Modc Voltage Gain
(Vin 1 V.I 100ke)
C~llllnwn Mode- DiscrimInation Factor
IF -\1<1' Ace. Vin = IV. I = 100 ke)
Maximum Output Swing
Input Drift Voltage
(Constant Current Source = 3 rnA. TA = -55 to +1250C)
Input Offset Voltage
Input Offset Current
Bandwidth
Differential I.nput Resistance
PULSE AMPLIFIER OPERATION - Figure 3
(V in = 10 mV.TO = l/lsee.tr = tl = 10 nsee)
Output Pulse Amplitude
Output Pulse Width
Delay Time
Rise Time
Storage Time
Fall Time
AC Gain
Input Impedance
Output Impedance
Bandwidth (-3 db)
PNP OUTPUT TRANSISTOR
Collector-Emitter Breakdown Voltage
(IC = 10 mAde. IB = 0)
Collector-Emitter Leakage Current
(VCE = 12 Vde, IB = 0)
DC Forward Current Transfer Ratio
(VCE = 2 Vde, Ie = 10 mAde)
I
SplhI 11111 TJP IIu Unit
Add db
60 66 70
%
Ace db
-14
F db
74
Vo 12 V(P_p)
Vld /l v/oc
15
Vlo 10 mVde
110 1.0 /lAde
BW 1.0 me
Rin kO
Vo 1.0 Volts
TO 995 osec
~ 25 nBee
t
r
60 nsee
ts 30 osec
If 35 nsec
AV 40 db
Zln 50 kO
Zout 200 0
BW 10 me
BVCEO Vde
20
!cEO /lAde
hFE
15 30
SIGNAL
GENERATOR
INPUT
TEST POINT
+12V SIGNALGENERATOR 10K
,....-~a--"'O +12V
330n
10K
[offut
10K
IOn
330n
+OUT
-OUT
2.7K
-12V
10K IOn
lOOn
10K
2.7K
2.2K
2.7K
-12V
AJ.,
-'
MOTOROLA Seft'l'conduc'for Produc'fs Inc.
BOX ass. PHOENIX. ARIZONA 85001. A SU.SIDIARY OF MOTOROLA INC.
DS 9036
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INTEGRAL
CIRCUITRY
8·WATT SERVO AMPLIFIER
The NM·1003 is an integrated 8·watt, Class· A, linear
differential servo amplifier hermetically sealed in a mod·
ified TO·53 case. It is designed to operate with +28
volt power supply and a differential input signal from
DC to 10 KC. The output is linear with no appreciable
phase shift below a maximum output voltage of 36V rms.
The amplifier is designed to power a center·tapped con·
trol winding of a servo motor with +28 volts on the
NM·l003, NM·l008
DATA. SHEET ICI04.A/MAY '65
TENTATIVE SPECIFICATIONS
center tap. The NM·l008 is identical to the NM·1003
except for voltage gain and output impedance ratings.
Several choices of impedance ratios are offered on ex·
ternal leads to accommodate the characteristics of the
motors with which the amplifiers are to be used. These
servo amplifiers were developed by Norden for the Navy
Bureau of Weapons, Engineering Division.
ABSOLUTE MAXIMUM RATINGS
Total SUpply Voltage = Vbb
Minimum Operating Voltage
Power Supply Current
*Power Supply Power Input
*Power Output
load Impedance Ratio, AC:DC Max
·Power eeretln. Curve I@Tc • lOO·C)
36 volts·
25 volts
lamp.
17 watts
8 watts
20:1
Load Impedancl Rltio, AC:DC Min
Input Vo/tIJl
Optretllll Tlmperlture = T.
StO;I,1 Temperlture = T.
Power Transistor Slturltlon
Raslstance - R.
3:1
60 volts
+l50°C
+300°C
10 ohms
TYPICAL CHARACTERISTICS
Vbb
load·Tuned center tapped Motor:
Rd
R.
Gain @ TA = 25°C:
. NM 1003
NM 1008
Gain Stability -M°C to +l00°C:
NM1003
NM 1008
30 volts
125 ohms
660 ohms
500 ± 15%
200 ± 10%
±15%
±7%
.a 1-110
Input Impedlnce @TA =25°C
Phlse Shift @ TA = 25°C
Output, pin 3 to pin 2, I.rln with Input,
pin 7 to pln.a.
Output Impedlnce @ TA = 25°C
NM 1003
Nil 1008
MIX. Output Voltl.e
Power Input@ Tc = IOD°C
10K ± 25%
0° ± 15°'
500 ohms
300 ohms
40 volts rms
6 Witts
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o 000
O~ 0
0, 70
00000
~.....,
BOTTOM VIEW
TO':S3
CASE
P~
3
P 2
4
P'
•
P3
9
6ND
8+
INPUT 8
OUTPUT 8
R30R29
OUTPUT A
INPUT A
2 3 0'
RS R37 r!OR21 1
R6 R2e 6RI3 R32 R22 RI4 R3
OS ~RIB OBr -~5~ C7 RI5 Q8 S,...,... " ... ~., ~Ac~i CR! ... RI7 RI9 R20 RI8 .,.. ciM eR2 R3
··-R R24 ~03 R23RII R9 R31 RIO Rr2 02 R2S R3
:0~
R7 R27 R28 R8 R3S
R3 RI
-08 70 R2 R4 --~
SERVO
MOTOR
LOAD ()
TYPICAL CIRCUIT APPLICATION
SERVO MOTOR LOAO
TYPICAL CIRCUIT APPLICATION
TRANSFORMER COUPLED LOAD
CI, C, are used to tune the load at the operating frequency.
R,o can be used to shift the operating point dependent on the
load.
C" C, are used to tune the load at the operating frequency.
ft. can be used to shift the operating point dependent on the
load.
ft is the load resistance.
160~
.of!.• ' •
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APPLICATION NOTES FOR THE 8-WATT SERVOAMPLIFIER
Figure 1 shows a typical application of the amplifier being used to drive a center tapped tuned
servo motor. It can also be used to drive a center tapped tuned transformer load as shown on
Figure 2.
Load Impedance
The load DC resistance and AC impedance determine the quiescent current and over-all
linearity of the amplifier input-output voltage characteristic. The maximum DC load current is
1 ampere.
Load Impedance Ratio
The amplifier has been designed to operate with an AC to DC impedance ratio of either 5.1:1
or 9.8:1. In addition, provision has been made to accommodate ratios other than those given.
If the 5.1:1 ratio is desired, pin 4 must be grounded. To change the ratio -5%, disconnect
pin 4 from ground.
For the 9.8:1 ratio, ground both pins 4 and 6. To decrease this 5%, disconnect pin 4 from
ground.
For ratios different than the design values, an external resistor Rr must be connected between
pin 5 and either Vb or Ground. The approximate value of the resistance and its connection is
determined in the following manner: first, the value of the output transistor collector voltage
Vq is determined from the equation:
V - V [ Rbd (Rba +2Ral ]
q - bRad (Rbd + Rba + '2Ral
where: Vb = Power Supply Voltage
Rbd = Parallel resistance of Ih DC load resistance and 2300 ohms
1
- 2 1
R;+ 2.3K
Rba = Parallel resistance of Ih AC load ·resistance and 2300 ohms
1
= 2 1
-+-R, 2.3K
Rad = Parallel resistance of Ih DC load resistance, and 9000 ohms
1
R. = Power Transistor Collector Saturation Resistance
Second, if Vq < .82 Vb, return resistor Rr to the power supply voltage. If Vq > .82 Vb then
Rr should be connected to ground.
. -3-
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In the first instance given, the approximate value of Rr is determined from the following:
15Rr • -----,.,V- K ohms
5.7 - 7 V:
and in the second case, use the equation;
R· 2.5 K h
r = V 0 ms
7 V: - 5.7
The actual value of Rr should be adjusted so that the voltage Vq , determined above, is
obtained. Vq is the average of the DC voltages measured between each output terminal and
ground. In the first case, Rr should be increased to increase the voltage Vq and in the second
case, Rr should be increased to decrease Vq •
Gain
The gain of these amplifiers is factory adjusted by internal resistor taps to give values
between 200 and 1000 at specific loads and power supply voltages. Standard values are 200
or 500. The gain of any unit can be reduced externally by inserting resistors in series with
the input signal leads. Gain will be increased for higher supply voltages and larger load
impedances.
Maximum Output Voltale
The maximum sine wave output voltage that can be obtained for any given load -with the
operating point correctly established can be determined from the following equation:
Eo<max) = VTvq [1 +1~]
Rba
Power
Output power between 1 and 8 watts is possible with proper matching of amplifiers and load
and with proper heat sink.
Power Output Deratlnl Curve
~
"
25 50 75 100 125 150
Ca.. T......ratu... Tc "
Figure 3
Devices should be derated for higher temperature operation by the curve of Figure 3.
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MINUTEMAN TYPE SEMICONDUCTOR NETWORK AMPLIFIERS
FOR APPLICATION IN
~
... ..
C -<
.. ...
..
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'"
III
..
Z IIIZ
Z ~
P ...}>
ICI III
':'" zIII W
t III0
...
}>
... III~ Z
~ WIII
» ;
'"n:z: IIIZ
:0 w
'"... ....~ »
Pin *9 here,
SN717A® only
SN717A SN350A SN351A SN352A UNITS
7.5 7.5 7.5 14 mv
185 185 1950 2000 v/v
17.5 17.5 17.5 17.5 Vp-p
48 190 48 190 KC
130 34 17 3.4 KD
80 80 80 80 db
Eol
VCCI @
vco @ Shaded Portion of Circuit -
+6 v SN351A, SN352A ONLY
+12 v
Eo 2
®
VCC2o -12v0gnd
CD
Military & Industrial Control Systems • Analog-to-Digital Converters
Analog Computers
Differential DC Input Offset, max.
AC Voltage Gain, min .
AC Signal Swing, min .
Upper Cutoff Frequency, min
Input Impedance, min.
Common Mode Rejection, min .
.0& ® TYPES SN717A, SN350A, SN351A, SN352A
DIFFUSED SILICON GENERAL PURPOSE AMPLIFIER NETWORKS
general operating characteristics
circuit schematic
mechanical data
Solid Circuit semiconductor networks are mounted in a glass-to-metal hermetically sealed package. Leads
are gold-plated Kovar. Weight: 0.1 gram. All external surfaces are metallic and isolated from leads and
circuit. Mylar* insulators are available.
·Reg. trademark, E. I. du PanI
!~ lO.-}~~:+1~;~
~ L-- 0_
d § ~f
: ~!!§! ::;0J u_ ~
0.035+ 0.010W
-0.005
ALL DIMENSIONS ARE IN INCHES
Nota: I. All _imal, :0.005 ••upt a. noted.
2. -0."01.. tolerance of :0.015 at extremiti•• and ~O.OO5 at pacllage, nonaccumula.iv•.
3. L.ad c.nterlines located 'in !rue position within :::1::0.005 of ~Y cenlerlin".
16
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LEADS REMOVED
SN717A-l, 3, S, 10, 12, 14
SN3S0A-l, 3, S, 10,12,14
SN3SlA-l, 3, S, 10, 12, 14
SN3S2A- I, 3, S, 10, 12, 14
PRELIMINARY DATA SHEET:
Supplementary data will be
published at a later date.
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.0&••••a.1Ull.® TYPES SN717A, SN350A, SN351A, SN352A
DIFFUSED SILICON GENERAL PURPOSE AMPLIFIER NETWORKS
absolute maximum ratings*
Supply Voltages: Vee I
Vee2 .
Vee) •
Power Dissipation .
Common Mode Input Voltage
Storage Temperature Range
. Bv
-16v
16v
175 mw
±4vp.p
-65°C to +150·C
TA = 2S·C SN717A SN3S0A SN351A SN352A
ELECTRICAL TEST
CHARACTERISTICS CIRCUIT CONDITIONS SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX UNITS
Power Drain Fig. 1 Outputs and test input apen, 10, 0.66 2.1 3.4 9.0 0.70 2.3 3.5 10.0 rna
Currents Supply voltages ±0.5% nominal
102 1.0 3.0 3.7 10.0 1.0 3.4 4.2 11.0 rna
10) - - - - 0.15 0.45 0.7 2.2 rna
Differential DC Fig. 1 Outputs and test input open, DIVO - 7.5 - 7.5 - 7.5 - 14 mv
Input Voltage Offset Supply voltages ±0.5% nominal
Comman Mode DC Fig. 1 Outputs and test input open, CMOVO
-
350
- 350 - 350 - 700 mv
Output Voltage Offset Supply voltages ±0.5% nominal
AC Voltage Gain Fig. 1 AV = EOUT rms/E, rms AV 185 245 185 245 1950 6500 2000 8000 v/v
Supply voltages ±0.5% nominal
See Nate 1
AC Signal Swing Fig. 1 ACSS = (EO, - E02) at point that ACSS 17.5 - 17.5 - 17.5 - 17.5 - Vp.p
clipping first occurs with E1 of
increasing amplitude, 1000 cps
sine wave.
Supply voltages ±0.5% nominal
t-
Upper Frequency Fig. 1 Frequency at which EOUT is 3 db fh 48 - 190 - 48 - 190 - KC
Cutoff down from value at 1000 cps with
E1 of constant amplitude in fh
VA - DIVO DICO - 100 - 400 - 450 - 4000 naDifferential DC Fig. 3 DICO = --- .-- where VA
Current Offset Rs
Input is DC valtage from point A ta
graund.
Supply voltages ±0.5% nominal
Input Impedance Fig. 3 See Note 2 lin 130 - 34 - 17.0 - 3.4 - KP.
Midband Common See Note 3 See Note 3 CMRR 80 - 80 - 80 - 80 - db
Mode Rejection
Ratio
·absolute maximum ratings are limits, above which, operation and life expectancy may be impaired. See electrical charocteristiu for recommended operating condilions.
Supply voltages ±S% nominal unless otherwise staled.
Note 1. Te,t inpul, E, = 0.1 mv 1m, ± 3"1.. 1000 'p' ,ine wave for SN3S1A, SN3S2A; E1 = 1.0 mv rm' ± 3%, 1000 'pI line wave for SN117A, SN3S0A.
Note 2. With device in test circuit of Figure 3, a 100 cps sine wave Yollage input, E1 is imposed with switch S closed and E" is measured as EOUTi with E1 unchanged in
. RSfrequen,y or amplitude Iwit,h S il opened and E' il meolured a, EOUT' ZIO = E"/E' _ 1
Note 3. With device in test circuit of Figure 1, a 1000 cps sine wave voltage input, E, is imposed and G" measured as ratio of E01 to E1; with device in test circuit of
[G")Figure 2, a 1000 Cpl lin. wave voltage input, E, i, impesed and G' mealured 05 ,olio of Eo, 10 E,. (MRR == 20 log. 10' '
Nete 4. Thermal resistance equals .2So(/mw max.
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.G&llD ••••1I1••®TYPES SN717A, SN350A, SN351A, SN352A
DIFFUSED SILICON GENERAL PURPOSE AMPLIFIER NETWORKS
TEST CIRCUITS
10 Q
10 Q -=
10 Q
~
~~J
45v~45V
9
Eil
6 13 Eol J'oo>DEVICEEi2
7 8 Eo2
11 4 2 ]CMOVO
ID1 f ~ID2
+6 VDC
-12 VDC-=
DiVa
Potentiometer adjusted for (Eo 1 - Ea 2) < 10 mv de
Figure I (See Note 5)
<>---rIf-_-...--+----'\""""'""----.
200 IJf
Test Input, El
10 Q
100 Q
10 Q
10 KQ
~~~J
45 v • v
Figure 2 (See Note 5)
9
Eil
6 13 Eol
DEVICE
Ei2
7 8 Eo2
11 4 2
+6 VDC
-12 VDC-=
Potentiometer adjusted for (Eo 1 - Ea 2) < 10 mv de
Note S, Pin 9 connected 'A +12 Y supply on SN3S1A and SN3S2A.
Pin 9 connected Ihru .01 1"1 ± 10% ,opo,itor to ground on SN717A.
Pin 9 nol used on SN3S0A.
.·...~e"~~
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••&ll. Gll.01l1Jl.® TYPES SN717A, SN350A, SN351A, SN352A
DIFFUSED SILICON GENERAL PURPOSE AMPLIFIER NETWORKS
TEST CIRCUIT
Test Input, E1 Rs
0
+ I -
200 ~f 9
100 Eil
6 13 Eol ]20 ~f E;2 DEVICE EOUl
'=' 7 8 --oEo 2
100 11 4 2
A
10 KO
r-::-l
~r-H~
45vJ.45v
+6 VD -12 VDC
Rs (± 1%)
SN717A 100 KO
SN350A 30 KO
SN351A 20 KO
SN352A 3 KO
Potentiometer adjusted for (Eo 1 - Eo2) < 10 mv de
)
Figure 3 (See Note 5)
Nole 5, Pin 9 connected to + 12 v supply on SN3S1A and SN3S2A.
Pin 9 connected thru .01 III ± 10'}'. capacitor to ground on SN717A.
Pin 9 not used on SN3S0A.
~.
...
._----------------.....;.--------------
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INTEGRAL
CIRCUITRY
MASTER DICE BREADBOARDS
NM·3011, NM·3015
DATA SHEET ICI05A/MAY '65
TENTATIVE SPECIFICATIONS
The NM-3011 and NM-3015 are single-crystal
master dice breadboard chips containing all
the elements of monolithic integrated micro-
circuits but lacking interconnecting patterns.
Instead, the connections to the individual ele-
ments within the dice are brought out to bond-
ing pads.
Thus, a designer can produce his own circuit
by bonding interconnections, or by providing
Norden with a schematic for the connections,
thereby making possible a fast, economical
method of proving feasibility of an integrated
circuit design.
CHARACTERISTICS·
RESISTORS TRANSISTORS TYPICAL VALUES
RI , Rs 3900 n ± 20%, ± 5% Match QI to Q7 - NPN TYPE NM·3011 NM·3015
R2, R7 5000 n ± 20%, ± 5% Match BVclo
Ic =0.01 ma, IB=1& =0 80V 100V
Ra, Ra 5000 n ± 20%, ± 5% Match BVCBO
Ie =0.01 ma, 1& =0 30V 6GV
R4, Ra 165 n ± 20%, ± 5% Match BVRBo
'IR =0.01 ma,lc =0 9V 9V
R, 7500±20% VCBO (SUit)
Ic =10 mi, IB =0 15V 30V
RIo, Ru 2500 ± 20%, ± 5% Match VCS. (SuIt) ,
Ic=-10m.,R••~ 100 20V SOV
R12, RIB 25 nto40 0- BETA
Ic =1 ma, VClII =5V 40 80
RI4 17000± 20% VCR (SIt)
Ic =5 ma, I. =0.5 rna; O.BV 0.3V
Ru 27000±·20% V..(~ '.'
Ie=""",.=0.5 ma O.IV 0.75VTCR =+0.25%/oC
*@ TA = 25°C 167
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Fig 1
COMPONENT IDENTIFICATION
"
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•all
Fig 2
I
•
R14
H15
COMPONENT TERMINAL PAD LAYOUT
1 - Resistor substrate, connect to most positive potential 2,3 - Chip substrate, connect to most negative potential
-3- • EXHIBIT 5-7
EXPERIMENTAL I.F. AMPLIFIER
500
7502000
Fig. 3
GYRO CONTROL PRE-AMPLIFIER
••
25
25
125
••..
Fig. 5
fig. 4
MULTI-PURPOSE AMPLIFIER CIRCUIT
Typical circuits breadboarded using the NM- impedance amplifier, filter amplifier, IF ampli-
3011 and NM-3015 are shown in figures 3,.4'& fier and several binary switching elements.
o. Other circuits that have been successfully The NM-3011 is identical with the NM-3015
produced include I-strobe and 2-strobe sense except for transistor parameters, as shown in
amplifiers, 2"stage differential amplifier; delay the table on the front page. Either type can be
line read amplifier, voltage comparator, error supplied mounted on a 12-, 10-, or 8-lead TO-5
amplifier, differential 'current amplifier, high- header, or in a flat pack. The dice themselves
gain general purpose amplifier, low power measure 0.065 by 0.085 inch. Unless otherwise
audio amplifier, Schmitt trigger, high input specified, will be supplied on 12 pin header.
'. :17~
RELIABILITY AND PHYSICS OF FAILURE OF
MICROELECTRONIC DEVICES
5 I X
6.1 System Reliability Improvement
The potential for improved system reliability offered by semiconductor
integrated circuits has been a major factor in the widespread introduction of
microelectronics into aerospace programs. The effect of the microelectronic
device on interconnections, resistance to environment, manufacturing, test,
human factors, and system design will contribute greatly to improved system
reliability. Investigations by both Government and industry indicate that the
following system improvements will be achieved through the use of microelectronics:
(1) Reduction in the number of individual parts and connections
(2) Improved intraconnection and interconnection techniques
(3) Increased resistance to environment
(4) Improved design
(5) Improved manufacturing processes
(6) Improved testing techniques
(7) Fewer circuit configurations
(8) Fewer types of environmental effe9ts
1.'71
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(9) More effective use of redundancy techniques
(10) Lower power consumption (in many cases)
6.1.1 Reduction in the Number of Parts and Connections
The reduction in the number of individual parts, with the attendant reduction
in the number of interconnections, contributes substantially to system reli-
ability improvement.
The reliability of a conventional circuit (nonredundant) is predicted on
the basis of the failure rates of its constituent parts. Generally, the lower
the complexity level, the higher the reliability. For example, the failure
rate of a particular NAND gate in discrete form is the sum of the failure rates
of its 34 components (13 resistors, 7 capacitors, and 17 transistors) and 215
interconnections. A monlithic integrated circuit performing the same circuit
function, has one failure rate, which is lower than the sum of the transistor
failure rates. Thus system reliability improves in proportion to the complexity
of the discrete circuit being replaced by an integrated circuit.
6.1.2 Improved Connection Techniques
Connections will be considered herein as either intraconnections (conductors
and connections within the integrated circuit or its discrete equivalent) or
interconnections (conductors and connections that provide electrical continuity
between the circuit and the outside world).
6.1.2.1 Intraconnections
The integrated circuit usually has less than half the number of intraconnec-
tions required by its discrete equivalent. In addition, the quality of the
integrated circuit intraconnections is superior to that of the discrete-circuit
intraconnections. Two types of intraconnections must be considered: the highly
reliable aluminum evaporation intraconnection and the intraconnection resulting
from thermocompression bonding.
The interface resulting from the deposition (evaporation) of a conductor
on a compatible surface under ideal conditions is virtually equivalent to a
continuous conductor. A failure within such an interface is highly unlikely in
an operating device if strict process control is maintained during the deposi-
tion phase (see Failure Modes and Mechanisms).
Unfortunately, the current state of the art limits thin-film technology
(used for the aluminum evaporation) to a uniform, smooth surface. Therefore,
leads from the silicon chip to the package leads must be connected by another
method, usually thermal-compression bonding. While this process is far from
being perfected, it has been in use in transistor fabrication for several years.
. ~.
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Thermocompression bonds have no known failure mechansims when compatible
materials are being bonded in an ideal environment, a circumstance that does
not appear practical at the present. However, industry is making a determined
effort to minimize the failure mechanisms that occur in the absence of such
favorable conditions.
6.1.2.2 Interconnections
The quality of interconnections will also improve with the increased use of
microelectronics. The importance of interconnection reliability can be seen if
it is assumed that each integrated circuit with 10 leads will involve about 100
interconnections. So that the interconnections will not experience more failures
than the devices, each interconnection must exhibit a failure rate at least
two orders of magnitude lower than that of an integrated circuit. In other words,
there is a distinct possibility that interconnections, rather than microelec-
tronic devices, will be the major cause of unreliability in future systems. The
importance of interconnection reliability in microelectronic systems makes it
essential that industry devote considerably more attention to methods for improving
reliability in this area.
Because of the small size and large number of leads of the integrated
circuit, it is frequently advisable to use a multilayer etched-circuitry inter-
connection technique. The multilayer approach can provide a high level of
reliability if careful design and stringent process controls are exercised.
The conventional circuit may include evaporated, thermocompression, welded,
crimped, and soldered connections -- involving a number of different materials
with different thermal-expansion, solid-state stress-strength, chemical, and
manufacturing characteristics. This variance in characteristics leads to uncer-
tainties in design, and in lower reliability than experienced in microelectronic
systems, which require fewer connection techniques.
6.1.3 Increased Resistance to Environment
The integrated circuit offers greater resistance to its environment,
primarily because of its small mass and size. It is less susceptible to forces
of acceleration, i.e., shock and vibration; shielding from radiation, heat,
etc., is not as great a problem.* Hermetic sealing reduces corrosion.
6.1.4 Improved Design
It is often said that most failures experienced in system operation were
designed into the system. In other words, a significant portion of potential
system unreliability can be avoided by careful design. If this is true, the
*However, as discussed in Chapter 5, small-size and encapsulation present some
particular problems also.. .
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effect of microelectronics on system design may well be the "dark horse" key
to system reliability.
At the circuit level, the likelihood of improved design is obvious. Trained
circuit designers are responsible for the design of each circuit. Since the
economics of the circuit manufacturer depends on a large-volume market, he is
willing to spend considerable time and effort proVing the design of each circuit
to protect his investment.
Not so obvious is the impact of the integrated circuit on system design
and, consequently, on system reliability. Microelectronics in system design offers
the following advantages, which directly or indirectly influence reliability:
(1) The design engineer has a wider job scope because of the availability
of large building blocks: for the design of a given function, fewe"r
engineers are required. This in turn reduces the communications
problem, which should result in improved reliability. (An example of
the effect of using larger bUilding blocks is a ground checkout computer
recently redesigned by an organization in the aerospace industry.
The original, discrete version contained 26,000 parts; the microelec-
tronic version of the same computer contained 3000 parts. If the
microelectronics design were converted back to a discrete version on
a part-for-part basis, the resulting discrete computer would contain
about 12,000 parts -- a better-than 50% reduction from the number of
parts in the original computer. Designers engaged in this project
said that because two systems designers using microelectronics could
replace the ten designers required by the original discrete approach,
they were able to find functions that could be combined in a single
circuit, drastically reduce interfacing, and condense other functions.)
(2) The designer has more time available to concentrate on potential
reliability problems because design begins at the circuit level.
(3) Designers need to be familiar with the idiosyncrasies of a few
different circuits as compared with 500 to 600 device character-
istics, which should lower the probability of misapplication.
(4) Integrated circuits encourage the maximum use of digital design, which
will usually improve system reliability by minimizing the number of
out-of-tolerance failures.
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b.l.5 Improved Manufacturing
From a manufacturing viewpoint, the reliability of a part is proportional
to the continuity of production and the simplicity of the part's construction.
The manufacture of an integrated circuit can be considered as two operations:
pre-assembly and assembly. In the pre-assembly portion -- i.e., material
preparation, masking, and diffusion -- the manufacturer, by necessity dependent
on yield, must constantly improve and monitor his process control. Since the
reliability of an integrated circuit depends on process control, the manufacturer
is also obligated to improve and monitor reliability. In the assembly portion
of the operation, i.e., when the silicon chip is mounted in a package and leads
are made to the outside world, simplicity is the byword. As in the case of
transistor assembly, automation or semi-automation will become commonplace.
In the manufacture of a discrete circuit, many suppliers have a role, but
only the circuit designer is directly responsible to the customer. In the case
of the integrated circuit, a single manufacturer is responsible for accepting
raw material, processing the entire circuit, and assuring that the completed
circuit performs in accordance with the specifications. Thus the single
integrated-circuit manufacturer is better able to coordinate and control the
factors that may influence circuit reliability.
It is generally acknowledged that process control is the key to reliability.
Since the number of processes represented by an integrated circuit is far smaller
than the number involved in a conventional circuit, a given degree of control
on these relatively few processes results in a much higher effective control of
processes and thus in higher reliability. When the different processes are
totaled for a complete system, the relatively few processes represented by
microelectronics will have a very significant effect on the reliability.
6.1.6 Improved Testing Techniques
Since the integrated circuit is more complex than the transistor, more effort
is expended on functional testing before the circuit leaves the manufacturer.
While testing alone does not improve reliability, it does strengthen quality
control, as evidenced in both increased failure-free operation and improved
process controls.
Generally, qualification testing of integrated circuits is more stringent
than that of their discrete counterpa~ts; that is,. the testing is concentrated
at the circuit level rather than at the component level, making the test results
more meaningful. 175
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At the system manufacturer's facility, incoming inspection is simplified
because the quantity and variety of parts to be tested is reduced. After the
system prototype is completed, the "debugging" test is simplified if integrated
circuits are used. (In one case, test time was reduced from six months to two
weeks by microelectronic design.)
System performance evaluation by the user is also easier because of the
greater simplicity of system design. Built-in test and fault-isolation techniques
are more productive in microelectronic systems, resulting in higher mission reli-
ability.
6.1.7 Fewer Circuit Configurations
The variety of circuit configurations employed in a single microelectronic
system will be quite small compared with that of a discrete-component system.
The causes of unreliability can therefore be more easily predicted and prevented.
Other reliability influences enhanced by the reduced circuit variety include human
factors and system design.
6.1.8 Fewer Types of Environmental Effects
Excessive drift is a major factor in the failures of discrete systems.
Designing to a single network's drift characteristics is considerably less complex
than designing to the many drift characteristics of various transistors, diodes,
resistors, and capacitors made of many different materials -- as is necessary
with discrete-component circuits.
The ease of matching characteristics such as temperature coefficients of
integrated-circuit elements can also be used to reduce the effects of environmental
changes.
6.1.9 More Effective Use of Redundancy Techniques
The reduction in weight, volume, and cost associated with integrated circuits
makes the use of redundancy practical even at the circuit-element level. The
application of various forms of redundancy, e.g., circuit or functional, majority
voting logic, and adaptive techniques, has started only recently, since micro-
electronics has become an accepted technology.
6.1.10 Lower Power Consumption
The low power requirements of the typical integrated circuit frequently
allow minimum electrical stresses to be imposed on the microelectronic system.
Since reliability is inversely proportipnal to stress, an increase in reliability
is expected when the integrated circuits,'are used within specification.
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6.2 Failure Modes and Mechanisms '*
The failure modes and mechanisms of integrated circuits are similar to
those of transistors, but, as would be expected, the distri~ution of these
modes and mechanisms is different. The failure-mode distribution of integrated
circuits differs according to manufacturer and logic type. The failures observed
to date are the result of metallurgical defects, surface effects, mechanical
imperfections, and bulk defects. Failure modes and mechanisms of integrated
circuits are discussed below with respect to these general categories. Tables 6-1
and 6-2 summarize the results of surveys of integrated-circuit users and manufac-
turers, respectively; the purpose of these surveys was to determine the relative
prevalence of the failure modes. Table 6-3 identifies some of the more important
failure modes.
TABLE 6-1
PRINCIPAL FAILURE MODES IN ORDER OF
PREVALENCE, AS REPORTED BY
INTEGRATED-CIRCUIT USERS
User A
l.
2.
3.
User B
l.
User C
l.
2.
3.
Metallurgical Defects - plague
Metallurgical Defects - metalization problems
High leakage
Surface Effects caused by loss of hermetic integrity
Electrical Degradation - cause not specified
High Leakage - cause not specified
Mechanical Defect - chipped glass
User D
(Flight Operational System)
1. Intermittent between pins and flat-pack
2. Intermittent between printed circuit board and flat-pack leads
that are soldered
3. Open aluminum paths
4. Mechanical defects from wire bonding, resulting in shorts and
opens
5. Improperly etched aluminum evaporated leads, causing shorting
6. Broken die
*Most of the information on failure mechanisms (including all photographs)
was supplied by the Univac Division of Sperry Rand Corporation.
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Mechanism
Metallurgical Defects
Formation of gold aluminum and gold-
aluminum-silicon compounds around
bonds, activated by excessive bonding
or sealing temperatures (plague)
Improper wafer cleaning, insufficient
bonding temperature, or pressure
(under bonding), insufficient conduc-
tor thickness
Overetched metalization
Tensile fracture and melting due to
abrupt changes in the level of surface
passivation near contact areas, where
high current densities are probable
Over-bonding, excessive bonding tem-
perature and pressure
Surface Effects
Pin holes and entrapped impurities in
passivation layers
Etchants or other processing materials
not completely removed by cleaning
Ionic-surface effects
Mechanical Imperfections
Moisture content within the package
Poor sealing, which permits moisture
to enter the package
Wafer scribing process, accelerated by
die-bonding operation
Scratches and smears on the surface
materials caused by faulty tools or
mishandling
poor lead dress or excessive lead
length due to poor layout of aluminum
terminal pads with respect to the
package leads
Improper design fabrication or use of
masks
Improper packagin~ and labeling, and
the inclusion of junk" (glass or
gold particles, etc.) in the package
TABLE 6-3
INTEGRATED-CIRCUn FAILURE MODES
Mode
Decreased bond strength; high
impedance; brittle joints
Open bonds-electrolysis; gold leads
pull away from aluminum conductor
pattern -- open metalization pat-
terns
Opens in aluminum conductor path
Open in aluminum conductor path,
particularly around contact areas
Bond, aluminum conductor, and part
of the surface passivation layer
are removed from the device surface.
Electrical breakdown in surface
passivation from the aluminum con-
ductor to component areas in the
silicon
Opening of aluminum conductor pat-
tern
Channeling, accumulation, and deple-
tion,resulting in changes in elec-
trical characteristics
Shorts near surface scratches or
steps in surface passivation where
current densities in the conductor
pattern are high
Intermittent or degraded operation
Progressive chipping or cracking of
SUbstrates, resulting in shorts and
opens, respectively. Scribing too
close to the bond, with resultant
shorts
Open aluminum conductor paths, open
bonds, shorts between aluminum
paths, base-to-base shorts
Open and shorted internal leads,
intermittent operation
Open contacts, high contact resist-
ance, shorted junctions
Shorts, misapplication of the
deVice, intermittent operation
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Control
Adequate conductor thickness, strict
control of bonding and sealing tem-
peratures, or use of different mate-
rials (detected by extensive bake
followed by shock or centrifuge test)
Care in cleaning and bonding opera-
tions and adequate conductor thickness
(detected by 20,000 acceleration test)
Adherence to proper layout and bonding
procedures (detected by shock, vibra-
tion and centrifuge tests)
Process control and provision for ade-
quate conductor thickness (detected by
life tests)
Control of bonding temperature and
pressure \detected by 20,000 G accelera
tion test
Control of surface-oxidation thickness
and, possibly, oxide growth rate
(detected by life testing)
Extreme care in cleaning operations
(detected by life testing)
Changes in surface-preparation process,
use of guard ring diffusion
Low-moisture environment for sealing
of packages (detected by life testing
or filling packages with dry nitrogen)
Improved sealing procedures and methods
(detected by leak tests)
Extreme care and visual inspection
during scribbing and die-bonding oper-
ations (detected by life tests)
Improved handling methods and proce-
dures and increased visual inspection
Proper layout and bonding procedures
(detected by shock, vibration, and
centrifuge tests)
Improved techniques for mask design
and alignment (detected by electrical
performance tests)
Improved workmanship and in-process
inspections
The system engineer's proper understanding of integrated-circuit failure
modes and mechanisms is essential to optimum design, choice of vendor and logic,
vendor testing specifications, and screening test design.
6.2.1 Metallurgical Defects
Failures resulting from metallurgical defects constitute the largest segment
of integrated-circuit reliability problems. Such defects include those caused
by plague, aluminum intraconnection problems, overbonding, and underbonding.
6.2.1.1 Plague
Plague is a term used to describe a time-dependent formation of a chemical
compound at semiconductor-metal or metal-metal contacts that increases contact
resistance and weakens bonds. It is one of the most significant integrated-
circuit failure mechanisms. Plague has been the subject of many detailed physics-
of-failure studies (not all in agreement) which are beyond the scope of this
chapter. The following types of plague are most commonly encountered:
(1) Purple Plague - The time-temperature formation of the gold-aluminum
AuA12 • (Some studies argue that purple plague is not created
during extended bakes at 200°C or less.)
(2) Black Plague - The time-temperature formation of the ternary Au-Si-Al
compound formed at about 300°C. The silicon apparently acts as a cata-
lyst. Figure 6-1 shows a device which failed because of black plague,
causing opens in the narrow regions of the interconnect pattern near
the ball bonds.
(3) White Plague - Aluminum hydroxide
(4) Silver Plague - Tin migration along the bond wire
(5) Periphery Plague - A situation in which a small amount of one of the
plagues described above is present and the aluminum pad area is too
small. Normally neither condition alone would cause a failure, but
together they are likely to create an open. It is quite apparent that
the bonding pads in Figure 6-2 are too small to accommodate the large
ball bond, an example of periphery plague.
Plague is generally the result of a poorly controlled bonding procedure and is
common to the transistor. It often can be screened either by visual inspection,
by mechanical stress -- e.g., a tensile strength test, before the device is capped
or by a high-linear-acceleration test after the capping.
6.2.1.2 Aluminum Intraconnection Problems
Aluminum intraconnection problems include the following:
(1) Poor Adherence - The result of applying aluminum metalization to a
surface that has not been properly cleaned to permit good alloying of
'180
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the metalization to the silicon oxide. This failure mechanism is
triggered by mechanical stress such as pulling, probing, or thermal
shock.
(2) Overetched Metalization - The result of etching the metalized intro-
connection to the extent that the conducting path is too narrow to
carry required currents.
(3) Electrolysis - The result of the inclusion of ionic materials on the
surface of a device and the effect these contaminants have on metali-
zation when a potential is applied.
(4) Melted or Vaporized Metalization - Excessive currents can cause the
metalized intraconnection to be vaporized or melted, particularly
where the cross-sectional area is reduced. This reduction generally
occurs where the metalization crosses an oxide cut.
(5) Insufficient Aluminum Metalization - Insufficient thickness of the
deposited aluminum conductor can make it difficult to achieve adequate
deposition over areas of vertical steps in the passivation without
causing failure by plate-through on other surfaces. These steps result
from the multiple oxidize-etch actions, which selectively operate on
different areas; there are often as many as three or four steps.
Thin plating on the vertically oriented surfaces may result in an open
or a high resistance because of high .current densities in the thin
layer of metal. This problem can be aggravated when elevated temper-
ature combines with the heat of the high-current density.
Metalized leads must always be considerably thicker than the oxide
step height to assure continuity across the step.
Even when the metalization is considerably thicker than the step
height, reduced cross sections occur if the step is very steep and
the metal deposition is directional. This problem can be minimized
by the use of multifilament metal-evaporation systems during deposition
to assure an adequate nondirectional bUildup of the deposited metal.
Figure 6-3 illustrates,in exaggerated form, the type of directional
metalization that results in the failure modes discussed above.
Figure 6-4 is an example of the phenomenon.
(6) other opens in Al Intraconnections - (a) Hydrated alumina (A1203 )
that has formed at dissimilar-metal contacts in the presence of
excessive moisture (may be formed at room temperatures but is
accelerated by power operation or baking); (b) hydrated alumina
caused by faulty wash and dry techniques; and (c) aluminum corrosion
at scratches.
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6.2.2.1 Pinholes
One of the major surface-instability problems results from flaws in the
passivation caused by deficiencies in the photoresist process~ Breakdown
or the inclusion of foreign particles in photoresist masks inhibits the proper
doping of the silicon wafers, with the result that columns of improperly doped
materials may appear in a critical area of the integrated circuit. This type of
flaw appears as a pinhole in the surface of the finished device when examined
under dark-field illumination; it permits shorting between interconnecting films
and other portions of the circuit. In the case of aluminum conductors, the
high-density current resulting from the short circuit causes the aluminum to melt.
This problem can be minimized by the use of additional or more rigid process con-
trols for mask inspection, mask usage, dark-room dust, and contamination.
6.2.2.2 Other Shorts Through the Si02
Other shorts from the aluminum metalization to the silicon through the
silicon-dioxide are caused by entrapped impurities in the Si02 or by the coating
of the Si02 with substances of poor dielectric strength. These are voltage-
dependent failure modes.
Pinholes and the other shorts mentioned above generally can be detected
during parameter testing. A particular test for pinholes is the application of
over-voltage to t~e various diodes while current is stringently limited. Unfor-
tunately, complete shorting through the oxide does not always result. Partial
oxide damage is often not detectable (except possibly by infrared techniques);
consequently, this failure mode can be classified as time-dependent.
6.2.2.3 Corrosive Etching
Insulation Layers6.2.2.4
The formation of electrical
insulation (dielectric) layers between
the aluminum film and the silicon
causes an interface at 'the window in
:the oxide. This is the result of
FIGURE 6-5
OPEN CIRCUIT CAUSED BY CORROSION
Surface instability can result from the residue of corrosive contaminants.
Integrated-circuit manufacturing techniques require the use of several extremely
active etchants. Failur9 to com-
pletely remove these etchants can
result in open aluminum COllductors, as
illustrated in Figure 6-5. This time-
dependent failure mechanism is, ~f
course 1 the result of inadequate pro-
cess control.
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faulty oxide removal at the windows. Failures or incipient failures of this type
are most rapidly detected after baking or operation. The dielectric layer can
be broken through by microprobe pressure or voltage, temporarily healing the
device; however, the unwanted insulation can be recreated by baking. Therefore,
this failure mode is considered time-dependent.
6.2.2.5 Ionic Surface Effects
Surface-induced effects can take any of three forms .(Figure 6-6): inversion
or channeling where the surface has an excess of the opposite impur~ty (N on P
or P on N); excessive, or accumulation of, P or N impurities on similarly doped
material (p+ on P or N+ on N); and depletion of normal impurities (the opposite of
accumulation) •
These effects could be induced
temporarily by an externally applied
field and more or less permanently by
a field that results from electrolysis,
ion contamination, or ionizing
While channeling is the most
important of the above-described
failure mechanisms, any of the three
may result from the II snow plow" effect
that occurs during the growth of oxides
on relatively high-resistivity silicon.
This effect is based on the normal
affinity of impurities for the liquid
glass rather than the solid silicon.
Most commonly the impurities are drawn
into molten glass. (Glass has the basic
properties of a liquid even at room
temperature. )
These problems all result from
P or N impurities (in the silicon-
silicon dioxide interface or in the
silicon-dioxide), that have trans-
lational or rotational freedom, which
may become mobile, causing changes
in the electrical characteristics.
These failure mechanisms usually
result in drift rather than cata-
strophic failures.
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FIGURE 6-7
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radiation on the surface. The modifi-
cation of the charge distribution
pattern resulting from ionic contam-
ination is illustrated in Figure 6-7.
(A classic case of reversing this mal-
function under appropriate voltage and
moisture conditions was the well known
correction of a Telstar malfunction.)
"Guard ring" diffusion (Figure 6-8),
used by several major integrat~d­
circuit suppliers, limits the possible
extent of channeling by immunizing
the channel area, hence eliminating
the shunting effects.
Depletion manifests itself as
a low gain, while accumulation results
in abnormally low breakdown voltage.
Very thin inversion layers may be
detected by their "walk-out" (Figure
6-9) . The initial s_weep of the
breakdown characteristics on a curve
tracer will be very low, the next
higher, and in two or three sweeps
the apparent breakdown voltage will
have "walked" up to the level expected
from the relative doping levels on
either side of the junction.
These time-dependent failure
mechanisms can be accelerated at
elevated temperatures. Their effect
can be minimized or eliminated through
changes in surface-preparation processes.
6.2.2.6 Loss of Hermetic
Integrity
Moisture in the package can
cause shorts at surface scratches or
in the surface passivation where the
current densities in the conduction
pattern are high (hot spots). Contam-
lhation on the top of the silicon can
cause higp leakage or soft breakdown
characteristics (see Figure 6-10).
Sources of this contamination might be moisture; weld gasses; gas desorption
from other parts; and mobile contaminants migrating to the junction area from
within the sealed package, or from outside if the seal is broken.
6.2.2.7 Effects of Environmental Stresses
Ionic contamination, neutron radiation, and large local mechanical stresses
can result in time-dependent failure. The first mechanism was discussed under
Ionic Surface Effects; the latter mechanisms will be discussed under Bulk Defects.
6.2.3 Mechanical Imperfections
Mechanical imperfections, usually the result of workmanship errors, are a
major source of failure in integrated circuits. Often an incipient failure
resulting from one of these imperfections can be detected through careful inspec-
tion by the device manufacturer. Failures in this category result from improper
scribing, improper handling of tools, bonding and lead dress problems, internal
lead wire problems, unwanted residues, improper die attach, and other quality
defects.
6.2.3.1 Improper Scribing
Three relatively minor problems can arise in the scribing process used to
separate the individual dice from the parent wafer. The scribing can be mis-
registered, causing the crystal to be severed too closely to the circuit-lead
bonds. The bond then overlaps the edge of the chip and may eventually short
to the substrate.
Improper scribing can cause severe edge chipping of the oxide, exposing the
substrate and permitting shorting (Figure 6-11). Chipping is a function of
lattice orientation with respect to the scribing. Lattice orientation is, in
turn, a function of the device characteristics. The problem can be circumvented
if sufficient margin is left for expected chipping. Cracking may also be initiated
by the scribing process (Figure 6-12). The cracks may be propagated by environ-
mental factors, resulting in a time-dependent failure's appearing as an open.
6.2.3.2 Improper Handling of Tools
A careless smear from a tool removing a portion of the aluminum metalization
(Figure 6-13) can create a situation similar to that of the insufficient metali-
zation deposition, previously discussed. Cases in which smeared aluminum has
bridged various circuit elements (Figure 6-14) have also been reported.
Scratches on the aluminum-metalization conduction pattern often caused opens.
The scratch reduces the cross-section of the interconnection, resulting in
electrical overheating and a subsequent open. If the scratch is not detected as
~87
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and glass particles adhering to the substrate surfaces, and larger items are
occasionally found.
6.2.3.6 Improper Die Attach
Strains set up during die attach, particularly when a silicon-gold eutectic
has not been reached, may result in cracking of the silicon die. Excessive pres-
sure on the substrate side of a flat pack, or thermal propagation of minute sur-
face cracks of a silicon die mounted in any package, can induce total cleavage.
6.2.3.7 Electrical Overstres3ing and Improper Marking
Electrical overstressing by the test equipment and improper marking of the
completed package have also caused some difficulties, in spite of numerous 100%
inspections.
6.2.3.8 Other Mechanical Problems
Other mechanical problems, such as misregistration (poorly defined geometry,
creating hot spots), masking flaws, packaging solder residue, package leakage,
insufficient lead plating, and photolithographic-process deviations also cause
failures of integrated circuits.
6.2.4 Bulk Defects
Bulk defects are responsible for a small percentage of the operational
failures of integrated circuits in systems, and will be treated only briefly here.
Failure mechanisms that fall in this category include dislocations (crystal
lattice anomalies), impurity diffusions and precipitations, and resistivity
gradients resulting from mechanical, nuclear, or thermal stresses. These defects
can lead to diffusion spikes, which in turn cause hot spots, voltage breakdown,
and other deviations from the desired electrical characteristics. Such defects
are usually induced in the crystal-preparation process.
The steep concentration gradients found in epitaxial diffusion result in
crystal lattice strain. This strain is subsequently released by the formation
of dislocation structures that contain edge components perpendicular to the
concentration gradient. The chip is structurally weaker at the dislocation fault
plane; thus bulk failure can be triggered by mechanical stress.
Deviations in epitaxial growth, resulting in impurity diffusion, are another
source of bulk failures. Impurity diffusion is more likely along edge dislocations,
particularly along the arrays of edge dislocations that form small-angle grain
boundaries. The precipitation of impurities at the resulting crystal-lattice-
orientation fault planes is believed to lower the reverse breakdown voltage in
epitaxial device s. . ..
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Resistivity gradients caused by a heat differential between the center
and the outer surface of the chip can result in secondary breakdown.
Secondary breakdown that leads
to localized alloying or diffusion
in semiconductor junctions depends
critically on collector voltage and
mode of operation. In some transistor
structures, the breakdown current
Cracks in the bulk silicon and
silicon oxide frequently result from
thermal shock during processing
(cooling very rapidly from about
l300°C to room temperature). Failures
resulting from this source are usually
eliminated by normal quality control
procedures. Occasionally these cracks
may either propagate to critical
regions or result in breaks from
additional shock or cycling.
Permanent local stress concen-
trations can be induced by neutron
bombardment. Changes in resistivity
(Figure 6-21) as a function of the
intensity and amount of nuclear flux
(NVT) have been observed. Figure 6-22
indicates the changes in crystal
structural alignment from this high-
energy collision. Integrated circuits,
because of their relatively thin active
region, are less sensitive to this
form of damage than most discrete
transistors (except the very-high-
frequency types).
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FIGURE 6-22
DEFECT CREATED IN SILICON
STRUCTURE BY HIGH-ENERGY NEUTRON
SILICON
FIGURE 6-21
CHANGE IN SILICON RESISTIVITY
VS. NUCLEAR RADIATION FLUX
Large local stresses can cause changes in resistivity and, hence, in
electrical characteristics. These local stresses can be caused by mechanical
shock or vibration, which would generally result in microphonics. The stress
levels usually would have to be so
high as to be destructive in other
areas (seals, bonds, etc.). Suffi-
ciently large stress concentrations
can crack the die.
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does not flow through the hot-spot regions, indicating that a different mechanism,
associated with the presence of local defects, exists and manifests itself in a
"soft" collector-junction characteristic.
The failure mode usually associated with bulk defects is bulk shorting, which
results from secondary breakdown or uncontrolled PNPN switching when the circuit
design is such as to allow floating internal junctions.
Also, there are punch-through effects between collector and emitter if the
base region is narrow. In this case the collector-depletion region extends to
the emitter at high collector voltages. This occurs most frequently in high-
frequency transistors, since these devices have a minimum distance between emitter
and collector to reduce recombination effects. This condition also occurs in
transistors that have high base resistivity (>300n/o) and relatively narrow base
regions.
Carriers entering and leaving a region through floating junctions are subject
to mUltiplication within the junction. This effect lowers the breakdown level of
the junction and leads to negative-resistance regions. This action is enhanced
at higher currents and is evidenced in the isolation junctions of integrated
circuits.
6.3 Sources of Quantitative Reliability Data on Integrated Circuits
Reliability data for integrated circuits are available from two broad
categories of observations: device test and system operation. Within the device-
test category are operating life tests, accelerated life tests, step-stress tests,
environmental tests, and screening tests -- all performed by the device manu-
facturer -- as well as tests that are performed by the system manufacturer. Within
the system operation category, reliability data are available from observations
of prototype test and system demonstration by the system manufacturer and from
observations of system operation by the user.
6.3.1 Device Testing
The following paragraphs present general descriptions of tests performed at
the device level from which reliability data can be derived. Before such data
are applied to a specific problem, it is essential that the engineer be familiar
with the tests from which the data were drawn. Since an "ideal" source of relia-
bility data does not exist, it is important to recognize the implications of data
that result from controlled testing. Device tests other than those discussed
below are used in certain situations; however, most of today1s reliability data
are drawn from operating-life, accelerated, step-stress, environmental, and screen-
ing tests. 195
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6.3.1.1 Operating-Life Tests
Operating-life tests are performed on devices primarily to ascertain the
probable (absolute) reliability level (MTBF and failure rate) of the lot of
devices that the devices on test represent. A secondary objective is to generate
failure-mode information. One of two stress conditions is generally used:
(1) Normal electrical conditions and 25°C free air ambient
(2) Maximum rated electrical and thermal (85°C or 125°C) conditions. In
some instances, power is applied but switching operations are not
performed.
Operating-life tests can be divided into three categories: static, parallel
switching, and series switching. Of the three, most integrated-circuit manufac-
turers use the series-switching test because it enables them to accumulate the
greatest number of a-c test hours (although it can be expected to result in
lower observed failure rates than a parallel-switching test would show).
6.3.1.2 Static Bias Life Tests
The static life test is a d-c test simi~ar to transistor life tests. D-C
voltages are applied to the circuit and maintained. A test of this type is suit-
able for bias drivers and similar circuits. Its basic advantage is that it
requires a minimum of connections. Its disadvantage is that it fails to stress
the circuit adequately in that no siginals are applied to the network. Because
of this, the results of static life tests are not a good indicator of the relia-
bility of the circuits under test.
6.~.1.3 Parallel-Switching Life Tests
Each driver is given an independent switching signal (usually 60 cps) when
a network is subjected to a parallel-switching life test, although the circuits
have a common bias. This type of life test provides the ,best indication of circuit
reliability because the devices operate independently and are adequately stressed.
Because this test requires more connections than the static and series life tests
and requires external signal sources, the number of circuits that can be tested
simultaneously is limited because of the higher costs involved. Therefore, the
quantity of reliability data available for analysis from parallel testing is
smaller than desired.
6.3.1.4 Series-Switching Life Test
In a series-switching life test, each circuit is connected in series; i.e.,
the output of one circuit drives the input of the following circuit, etc. The
frequency achieved (usually in the megacycle range) depends on the propagation
.. 196
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delays of the circuits. The advantage of such a test, often called a ring-counter
or ring-oscillator test, is one of cost and time. Because of the smaller number
of connections and the requirement for only a single signal source, many circuits
can be tested simultaneously. For this reason, by far the largest quantity of
reliability life-test data available today is based on this type of test. Its
major disadvantage is that the performance of each circuit is dependent on the
performance of each preceding and succeeding circuit. Critics of this type of
test claim that the test does not stress the devices adequately, while proponents
argue that the environment is similar to that experienced by devices in most sys-
tems.
Many of the life tests are conducted for only 1000 hours, although in some
cases some of the specimens in the short-term tests are left on test for a long-
term reliability analysis. Consideration is often given to the relationship of
junction temperature with the combined effects of ambient temperature and dissi-
pated power. These factors are then controlled to maintain a given junction tem-
perature (usually the maximum rated).
6.3.1.5 Accelerated Life Tests
Accelerated life tests accelerate the failure mechanisms of a circuit in
order to reduce the number of samples and test time required to obtain useful
reliability data. Usually the acceleration factor is a thermal or electrical
stress greater than that expected for the circuit in system operation. A detailed
knowledge of the device failure mechanisms is necessary before the test is designed.
If an accelerated life test introduces new failure mechanisms or does not acceler-
ate all failure mechanisms, the test is not valid for predicting reliability at
lower stress levels.
Integrated-circuit manufacturers usually run accelerated life tests only at
elevated temperatures. This philosophy is carried over from the transistor tech-
nology: that is, the majority of failure modes of a semiconductor device are
influenced by temperature. Storage tests are the most economical accelerated tests
since they do not require elaborate test set-ups. Unfortunately, however, several
known failure mechanisms are not significantly accelerated without the presence of
electrical stimuli.
Accelerated life tests are used for the following:
(1) To predict failure rates at lower stresses
(2) To compare relative failure rates
(3) To assess potential problem areas
When circuit manufacturers have accelerated tests performed at three or more
stress levels, failure rates are generally plotted on a logarithmic scale against
stress (usually temperature, DC) on an absolute scale. The curve is then extrapo-
lated to lower stress levels to estimate the failure rate at any lower stress
197
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level. Using the acceleration factors to predict failure rates, however, opens
the door to many uncertainties concerning the validity of the predicted rate; a
small error in calculation of the true failure rate, or incomplete knowledge of
the effect of other stresses, can cause significant errors in the estimates. For
this and similar reasons, failure rates estimated from accelerated-test results
are not universally accepted.
The possible errors introduced by the uncertainties discussed above can be
minimized if the results of an accelerated test on a new circuit can be compared
with those of an identical test on a circuit with a known reliability level. For
this reason, accelerated life tests can be beneficial in determining the relative
reliability of a new design or process when a quick reaction time is required.
Accelerated life tests can also provide a continual indication of the quality of
a given production line's output.
6.3.1.6 Step-Stress Tests
A step stress test is a reliability test in which a sample of a population
is SUbjected to discrete stress levels of successively increasing severity until
all or nearly all units fail. After the device is subjected to each discrete
stress level, it is generally returned to its normal operating stress level. Its
critical parameters are then measured and the number of rejects determined. The
purpose of the step-stress-to-failure test is generally one of the following:
(1) To determine the safety factor inherent in the design with respect
to a given stress
(2) To accelerate failure mechanisms or uncover failure modes in devices
(3) To predict failure rates at lower stress levels in a shorter calendar
period and with fewer samples than required by operational life testing
(4) To compare the relative reliability of two or more integrated-circuit
designs, manufacturing processes, etc.
The distribution of failures with respect to the applied stress can be plotted
and used to indicate the strength of a particular device with respect to a given
stress. The probability of failure with respect to this given stress can be esti-
mated by comparison of the applied stress with the anticipated or actual operating
stress.
The causes of failure can be reduced or eliminated if design and manufacturing
procedures are improved through the use of information obtained by accelerating
the failure mechanisms so that the cause of failure can be identified. The cumu-
lative percentage of failures is plotted on a Gaussian probability scale and the
stress level on an absolute scale. If the line that joins the points has a sharp
discontinuity, it can be assumed that a new failure mechanism has been introduced
19S
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at the stress level indicated by the point of discontinuity. Failure analysis
is then performed to determine failure modes. Failure mode information can be
used to take corrective action to eliminate the cause of failure. Another step-
stress test can then be run to measure improvements.
Assumptions are made regarding failure distributions and acceleration factors.
Failure rates at lower temperatures are estimated from extrapolations of the step-
stress-tests data. These estimations can be criticized for the same reasons for
which estimates based on accelerated life tests are criticized. For the reasons
given in the discussion of accelerated life testing, comparative failure rates can
be more useful than absolute failure rates.
As is the case with accelerated life testing, temperature is the most common
stress used for step-stressing of integrated circuits, although electrical stresses
have been used.
6.3.1.7 Environmental Tests
Environmental tests are used to determine the capability of an integrated
circuit to withstand certain operational stresses. These tests usually follow
MIL-STD-19500 in accordance with procedures in MIL-STD-750 and MIL-STD-202. Some
manufacturers have run tests exceeding the requirements of these military documents
and have also conducted special environmental tests dictated by specific customer
requirements, e.g., radiation tests.
6.3.1.8 Preconditioning and Screening Tests
Preconditioning and screening tests are tests performed on the integrated
circuits prior to their installation in an operational system in order to identify
potential failures. Screening tests usually do not include inspections. Particu-
lar screening tests and inspections are discussed in Chapter 5. Screening tests
can be performed by the integrated-circuit vendor or the system manufacturer, or
by both.
Reliability data generated by vendors' device tests are readily available to
interested parties; similar data generated by system manufacturers are much more
difficult to obtain. Generally, the latter are preferred since they can be assumed
to be less biased. Vendor data may be very useful in assessing a circuit's poten-
tial reliability, but analyses from such data must be carefully scrutinized since
they can easily be misinterpreted. The wise customer will request sufficient data
to perform an independent analysis.
6.3.2 Reliability Data Generated from System Qperation
Integrated-circuit reliability data are generated because a system manufacturer
or user wants to know how reliable a proposed system using these circuits will be;
what can be done to make the system more reliable, and at what cost; what system
19S
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failure modes can be expected, and their frequency; and what the spares-
provisioning and maintenance requirements will be. The primary objective, then,
is to predict how the integrated circuit will perform in the system environment.
If available to the analyst, the data most relevant to the system studies are
data drawn from experience with similar systems.
While a significant quantity of data on microelectronic system operation has
been accumulated, it is not available to the general technical public in suffi-
ciently detailed form. The data are often related to classified or proprietary
programs and are thus more difficult to obtain than device data. Nevertheless,
system and equipment engineers using integrated circuits should make every effort
to obtain this type of information.
Reliability data based on system operation are of greater value than those
based on device tests because the observed results may reflect system environment
factors not reflected in device testing. The most important of these factors may
be the failures that are not the direct result of a device failure but that can
be attributed to the fact that a device is being used. For example, an inter-
connection failure between the device package and the circuit board, or within
the board, would not be observed or, if observed, certainly not counted during a
device test. Other factors include the following:
(1) The failures resulting from the interdependence of device operation,
such as drift, noise, etc.
(2) The design problems associated with the implementation of the micro-
electronics technology
(3) The actual physical environment (rarely reflected exactly in device
testing)
(4) The effect of failures, drift, etc., of other circuits or subsystems
(5) The effects of maintenance and built-in test equipment
(6) The system characteristics resulting from the use of particular logic
types
Because the number of sources of system data is a function of the number of
systems using microelectronics, there are considerably more such sources than
there are sources of device test data, although the quantity of device operating
hours from any given system source can be expected to be modest. Because of this
and the problem of accessibility to the data, the engineer seeking system data
usually will have to limit the number of data sources he interrogates. The follow-
ing should be considered in the selection of systems as potential sources of
integrated-circuit reliability data to be used in system development:
(1) Functional similarity
(2) Environmental sim+-ia:rity 2'00-
6-30
(3) Common logic
(4) Packaging commonality
(5) Interconnection similarity
Microelectronics reliability data can be obtained from observations of field
operation, demonstration, and prototype test.
6.3.2.1 Field Operation
Reliability data acquired in an analysis of field operations should theoret-
ically be the most useful to the reliability engineer. Because the devices are
operating in a "real ll system, exposed to the actual physical and maintenance
environment, the data include many of the factors that other data sources do not.
Practically, however, these data may have some drawbacks, including the
following:
(1) Until more microelectronic systems become operational, there is
insufficient operating time to draw confident conclusions in many
areas.
(2) Failure reporting is rarely complete. This problem is compounded by
retrofit~where the total operating time is often not known. Incomplete
failure reporting or the absence of any reporting is common, and space-
borne microelectronic systems are particularly difficult because telem-
etry cannot monitor every circuit and cannot determine the failure
mechanisms.
(3) Maintenance personnel are still in the early part of a learning curve.
This lack of experience significantly contributes to the failure rate
when a new technology is introduced.
(4) Many new systems are still not debugged; failures may reflect lack of
design experience, which would not normally be evident in follow-on
systems.
6.3.2.2 System Demonstration
Observations of system demonstration minimize the effects of the first three
factors listed above. To date, a significant amount of system demonstration time
has been accumulated. However, most of the pertinent data are not centrally
located; they are in the possession of the manufacturers who performed the demon-
strations. The biggest drawback to these data is that they do not reflect the
operational environment. Some systems do undergo testing in a simulated environ-
ment, but generally the percentage of operating hours in environmental test is
low. 201
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6.3.2.3 Prototype Testing
Tests of prototype systems can also provide a significant amount of system
time from which reliability knowledge can be drawn. The advantages and disadvan-
tages of data drawn from this type of operation are similar to those mentioned
above,with the additional complication of an unproven design and system fabrica-
tion procedure.
6.4 Reliability Data
Reliability information for microelectronic devices continues to be scarce;
however, sufficient data are available to prove that these devices are indeed
highly reliable and may well live up to the early predictions that appeared so
optimistic when made.
Tables 6-4, 6-5, and 6-6 show the results of a reliability analysis of
integrated circuits operating at two different temperatures.
Tables 6-7 summarizes a vendor reliability evaluation conducted by the MIT
Instrumentation Laboratory for Apollo Program devices. This example has the
advantage that it illustrates a decreasing failure rate within a particular sam-
ple, rather than with a tabulation of data from a number of different samples.
The decrease in failure incidence as the evaluation progresses is evident for
each of the three vendor samples. It is also significant that each manufacturer
maintained his relative position for quality at each of the three evaluation
stages.
While reliability data are still not plentiful, it can be reasonably argued
that additional data of the type appearing in Tables 6-4, 6-5, and 6-6 would be
of little value without further analysis. These data show the usual wide spread
in failure rates (over three orders of magnitude) that results when samples of
different quality are subjected to different test conditions and different failure
criteria.
No effort has been made to combine the available reliability data to arrive
at an average failure rate (or any other single measure of reliability). As dis-
cussed earlier in this chapter, there is no technical justification for combining
these unrelated data, even though a single figure for predictions would be
extremely valuable. It should be kept in mind that the restraints for combining
data on devices from a single manUfacturer, tested under identical conditions,
are severe for valid statistical results. It is usually accepted that if a time
period of several weeks passes between the manufacture of two groups of the same
device type, it should not be assumed (Without further evidence) that test data
on the groups are statistically combinable even though the manufacturer may have
had a continuous production line operating without any known process changes.
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Briefly, data such as those in Tables 6-4, 6-5, and 6-6 are useful only for
broad generalizations, and an expansion of the number of samples in these tables
would have little utility. These data represent failure rates that have been
obtained on specific samples; the reader is reminded that the source selected and
specifications enforced for a particular item will determine the reliability for
that particular item.
2u3
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TABLE 6-4
INTEGRATED-CIRCUIT OPERATING TESTS PERFORMED
BY EQUIPMENT MANUFACTURERS/USERS
Level of Network Test Failure Rate*Failures (Multiply Date RemarksTest Hours
. by 10-6 )
System 13,000 0 77 5/64 Fairchild and
Amelco circuits
for AFCS
System 170,000 0 5.9 6/64 In-flight testing
of ECM receiver,
data link, LORAN C
Device 593,000 0 1.7 6/65 Fairchild DTL
for LOS
System 600,000 0 1.7 6/65 Two failures
caused by error
in testing
ECM 800,000 1 1.2 6/65 Failure cause not
known
Radar 1,000,000 2 2 7/66
Indicator
System 2,000,000 0 0.5 5/65 Time-Code Gener-
ating System --
Fairchild customer
reporting
Device/ 2,325,000 0 0.43 5/64 For advanced
System Minuteman
Device 2,850,000 0 0.35 5/65 Fairchild devices
tested at 125°C for
Viggen Fighter
Device/ 3,408,000 1 0.29 9/64 T. I. Device
System
System 3,500,000 0 0.29 6/65 T. I. Series 51
for "EPIC" GCE on
BOMARC prototype
Computer 5,200,000 0 0.19 5/65 Fairchild devices
LORANC 5,250,000 0 0.19 6/64 LORAN-C and
converter
ASA-27 6,000,000 36** 6 6/66 Actual flight
results
Computer 6,470,460 0 0.15 6/65 Fairchild devices in
computer'
Computer 13,000,000 0 .007 12/63 One failure reported
on MAGIC prototype
due to error --
Fairchild devices
Computer 20,000,000 7 0.35 6/65 Signetics devices
*Failure rates are estimated by dividing the number of failures by the test
hours (one failure is assumed where none are reported).
**Remova1s only are listed - failures were not verified •
.. ,.
TABLE 6-5
INTEGRATED-CIRCUIT OPERATING TESTS AT 125°C
PERFORMED BY DEVICE MANUFACTURERS
Network Test Failure Rate*Test Agency Hours Failures (MUltiP6Y Date Remarksby 10- )
Motorola 35,000 0 29 6/65 Gus tom circui t at
maximum rating
Phil co 148,000 0 6.8 5/65 TTL on ring counter
Sylvania 146,638 0 6.8 5/65 Parallel at 150°C
Motorola 165,000 0 6.1 1/65 Static D.C. (3-
input gate) MECL
231,074 1 4.3 1/65 Ring counter (3-
input gate) MECL
Fairchild 240,672 0 4.1 6/64 Milliwatt logic
on ring counter
246,105 3 12 1/65 Parallel 60 c)s(3-input gate
MECL
Raytheon 396,000 2 5.77 6/66 No special screen-
ing prior to life
test
Siliconix 446,378 4 9 8/64 Five failures
observed on ring
counter
Philco 663,000 0 1.5 5/65 Epitaxial milli-
watt logic on ring
counter
Texas 1,183,000 9 7.6 9/64 Eleven failures
Instruments reported
Sylvania 1,423,000 1 0.7 5/65 Ring counter
General 2,000,000 1 0.50 6/65 MOS Devices
Microelectronics
Amelco 2,189,250 0 0.457 4/66 DCTL on ring
counter
General 4,378,000 1 0.23 6/65 Ring Counter
Microelectronics
Signetics 6,535,576 4 0.61 4/66
Motorola 8,611,992 4 0.465 5/66 Ring counter DTL
Philco 13,529,000 1 0.074 5/65 Epitaxial logic
on ring counter
Fairchild 37,500,000 8 0.21 4/64 Non-epitaxial logic
on ring counter
Fairchild 38,338,644 0 0.026 5/65 Epitaxial logic on
ring counter
*Failure rates are estimated by dividing the number of failures by the test
hours (one failure is assumed when none are reported) •
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TABLE 6-7
SUMMARY OF VENDOR RELIABILITY EVALUATION
FOR THE APOLLO PROGRAM
Initial Screen and Burn-In Failure Rates at
Vendor Qualification (% Failures) Use Conditions
(% Failures) Total** Post Stress t (90% Confidence)
A 5 1.8 0.3 0.005%/103 hours~O Failures}
See Note)
B 26 3.8 1.7 0.3%/103 Hours(2 Failures )
C 58 5.0 2.5 1.8%/103 Hours
(26 Failures)
* Source: "The Application of Failure Analysis In Procuring
and Screening of Integrated Circuits", by L D.
Hanley, et al; MIT Instrumentation Laboratory,
October, 1965, presented at the Physics of
Failure in Electronics Symposium, Chicago, Ill. ,
November 1965.
** Total: All electrical and mechanical failures.
t Electrical failures after incoming electrical tests.
Note: As of 30 August 1965, Vendor A had eXhibited a failure
rate of 0.0018%/103 hours at 90% confidence with no
operational failures .
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MANUFACTURER AND DEVICE INFORMATION
S EVE N
The primary purpose of this chapter is to present the major characteristics
of integrated circuits available from stock. Section 7.1 is an index of device
manufacturers. Section 7.2 catalogs the performance characteristics of digital
and linear circuits. Outline drawings of packages are given, in addition to
schematics for all circuits.
2tJ8
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7.1 Index of Manufacturers
Companies engaged in manufacturing standard microelectronic devices are
listed in Table 7-1 along with basic information on the nature of their devices.
TABLE 7-1
INDEX OF MANUl'ACTURERS OF MICROELECTRONIC DEVICES
Manufacturer's
Name and Address
Code in
Devices
Catalog
Basic
Logic Technology*
Manufacturer's
Name and Address
Code in
Devices
Catalog
Basic
Logic Technology*
General Electric GELM
Light Military Electronics Dept.
Utica, New York
Hughes Aircraft Company HUGH
Semiconductor Division
Newport Beach, California
C
J
A
A
M
A
J
A
J
A
B
A
R
F
A
A
-,
F
J
F
M
B
B
E
RTL
RTL
DTL
TRL
ECL
DTL
RTL
TTL
TTL
DTL
TTL
ECL
RCTL
DTL
ECL
DTL
DTL
TTL
DTL
DTL
Mod.DTL
TTL
RTL
RCTL
Mod. DTL
TTL
PHIL
NSC
RAD
NORD
RCA
RAY
SIGN
SPER
SILX
SW
SPRG
SYL
TI
National Semiconductor Corp.
Danbury, Connecticut
Norden Division of
United Aircraft
Norwalk, Connecticut
Phllco
Lansdale Division
Lansdale, Pennsylvania
Rad1ation, Inc.
Melbourne, Florida
Radio Corporation of America
Harrison, New Jersey
Stewart-Warner
Microcircuits, Inc.
730 East Evelyn Avenue
Sunnyvale, California
Sylvania Electric
Products, Inc.
Semiconductor Division
Woburn, Massachusetts
Texas Instruments,
Incorporated
Semiconductor Components Div.
P. O. Box 5012
Dallas 22, Texas
Transitron Electronic Corp. TRAN
Wakefield, Massachusetts
Raytheon
Sem1conductor Division
350 Ellis Street
Mountain View, California
Signetic Corporation
680 West Maude Avenue
Sunnyvale, California
Sil1conix, Inc.
1140 W. Evelyn Avenue
Sunnyvale, California
Sperry Semiconductor
Norwalk, Connecticut, 06852
Sprague Electr1c Company
North Adams, Massachusetts
Varo, Incorporated VARO
2201 Walnut Street
Garland, Texas
West1nghouse Electric Corp. WMED
Molecular Electronics Division
"F'-tO. Box 1836, Baltimore
, Elkridge, Maryland
M
F
A
o
M
D
N
A
F
G
A
F
K
M
L
A
F
J
M
H
K
B
E
DTL
DCTL
RTL
ECL
TTL
RTL
TTL
DTL
DTL
RTL
TTL
TRL
DTL
DTL
DTL
ECL
AMEL
CORN
MOTA
FSC
GI
GESP
GME
MEPC
INTX
Corning Electronics
3900 Electronics Drive
Raleigh, North Carolina
CTS Research, Inc.
2101 Cumberland Avenue
West Lafayette, Indiana
Fairchild Semiconductor
54~ Whisman Road
Mountain View, California
Mepco, Inc.
35 Abbett Avenue
Morrlztown, New Jersey
Motorola Semiconductors
Box 955
Phoenix, Arizona
General Micro-electronics, Inc.
2920 San Ysidro Way
Santa Clara, California
Halex
139 Maryland Street
El Segundo, California
Heffman Electronics Corporation HOFF
Semiconductor Division
El Monte, California
Burroughs Corporation
Plainfield, New Jersey
Intellux, Inc.
P. O. Box 929
Santa Barbara, California
Alpha Microelectronics Co., Inc.
10501 Rhode Island Avenue
Beltsville, Maryland
Amelco, Inc.
Semiconductor Division
1300 Terra Bella Avenue
Mountain View, California
General Electric
Semiconductor Products Dept.
Electronics Park
Syracuse 1, New York
General Instruments Corporation
600 W. John Street
Hicksville, New York
*Indicates technology of devices listed in devices catalog only and, hence, does not necessarily indicate total
"apability. See Table 7-4 for explanation of code.
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7.2 Catalog of Devices
7.2.1 General
The catalog of microelectronic devices is restricted to those devices
which are integral units and which cannot be broken down into smaller segments
without destruction of the entire unit. The catalog is further restricted, in
general, to those devices in which all active and passive elements necessary to
a fully-operable circuit are included and intraconnected in one package. A few
of the devices tabulated offer questionable compliance with these requirements;
however, these exceptions are readily identifiable in their schematic diagrams
(see Section 7.2.5).
It cannot be stressed too strongly that this catalog must be considered as
an initial reference and used accordingly. Detailed appraisal of a circuit must
include reference to the manufacturer's data sheet or consultation with the manu-
facturer. In the extraction of data for the catalog from the individual manu-
facturers' data sheets, a number of factors made it impossible to provide a
standard tabulation with values that were exactly comparable from one circuit to
another. These factors included the variety of formats used, the variety of
information presented, the variety of words used to describe the same item, the
variety of definitions applied to the same words, and the variety of testing
conditions. The reported characteristics and the manner of their presentation,
however, have been restricted and selected so that the values listed from circuit
to circuit are reasonably comparable. The user is urged to read carefully
Section 7.2.2 entitled "Notes Concerning Column Headings" in order to avoid mis-
understandings from some of the arbitrary definitions that were necessary to
maintain a reasonable degree of uniformity in the catalog.
The catalog has been developed with separate formats for linear circuits
and digital circuits. The only essential difference between the two formats is
the column headings for electrical characteristics.
7.2.2 Notes Concerning Column Headings
7.2.2.1 Digital and Linear Formats
CIRCUIT DESCRIPTION - Devices are listed alphabetically according to circuit
function. However, descriptive titles for circuit functions are by no means
standard throughout the electronic~ industry. For example, one manufacturer's
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"Driver" is another manufacturer's "Buffer", and yet another manufacturer's
"Inverter". In the device catalog, all like functions have been assigned the
same descriptive title -- regardless of the manufacturer's terminology -- accord-
ing to the following criteria:
(1) All logic functions are described in the positive logic mode. For
example, a function is described as an "AND" gate if all inputs are
required to be at the high level (logic "I") to acquire a high-level
output.
(2) If a slash mark appears between two descriptive terms, the device can
be used to perform either of the two functions described. For example,
if circuitry for a complementary output were added to the device
described in Note 1, it would be described as an "AND/NAND" gate, and
cross-listed as "NAND/AND" gate.
(3) When a hyphen appears between two or more descriptive terms, the device
is a multifunction circuit which performs functions in series or series-
parallel as described, and in the order listed, in the title. For
example, if the outputs from two "AND" gates are applied to the input
of a "NAND" gate, the circuit is described as an "AND-NAND" gate. If
multifunction circuits contain stages that operate in parallel, the
parallel functions are listed in alphabetical order. For example, if
one of the input "AND" gates in the prior example were an "OR" gate,
the device would be described as an "AND-OR-NAND" gate. The circuit
schematic must be consulted to determine the precise configuration.
(4) If a device contains more than a single circuit and the circuits are
functionally independent, the term "DUAL", "TRIPLE", or "QUAD", as
appropriate, will follow the generic name. The circuits are usually
identical but not in every case; the majority of exceptions involve a
difference in the number of gate inputs. For example, if a device con-
tained three identical "NAND" gates, each with three inputs, the device
would be described as a "NAND, TRIPLE 3 INPUT" gate. On the other hand,
if one of the circuits had only two inputs, the description would be
"NAND, TRIPLE 2-3-3 INPUT" gate.
(5) All abbreviations are explained in Section 3.
MFR (ManUfacturer) - The code name can be interpreted by reference to the
Index of Manufacturers of Microelectronic Devices (Table 7-1).
TECH (Technology) - The code letter can be interpreted by reference to
Table 7-4. These codes should not be confused with the Electrical Characteristic
Codes. (Letter symbols are used for both.)
21.:1
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OPER TEMP CNTGRDE (Operating Temperature, Centrigrade) - The temperatures
defined by the MIN and MAX columns represent absolute limits. Operation outside
this range may be detrimental to the device. The sign has been omitted in the
MAX column on the format for linear devices and should be understood as being
positive in every case.
SUPPLY VOLTAGE VDC (Supply Voltage, DC Volts) - This field, divided into
three separate columns, indicates a requirement for multiple supplies if data
appear in column No. 2 or column NO.3. The voltage(s) listed are consistent with
the values listed for other electrical characteristics of the device; however, the
majority of digital devices may be operated at different voltage supply levels
with corresponding trade-offs in the values of the other characteristics. The
values coded as maximums are absolute; operation above these maximums may be detri-
mental to the device.
PACKAGE TYPE - The number or numbers appearing in this column refer to the
Outline Drawings which are compiled in numerical order in Section 7.2.4. Because of
space limitations, a maximum of two package types are shown for any single device
tabulated, although a few manufacturers offer the devices in three or more types.
Generally there will be a price differential, in favor of the can, between the can
and rectangular type packages.
7.2.2.2 Digital Format Only
SUPPLY POWER MILLIWATTS - This field is divided into three separate columns,
each of which presents typical power supply current drain at 25°C. The values in
the column headed AVE represent the average power drain at a 50% duty cycle. The
values in the columns headed ON and OFF represent the power drain when the output
stage is conducting (logic "0") and not conducting (logic "1"), respectively.
When multiple-circuit devices (dual, triple, etc.) are encountered, the values
presented are per circuit.
FAN OUT - The value in this column represents the number of like-stage inputs
that can be direct-coupled to each output of the circuit, over the stated operating
temperature range. When the value is coded as maximum, it represents the fan out
possible under the most favorable conditions and usually at 25°C. When two values
appear in this column, the circuit has two output terminals with different fan-
out capabilities. In this case, one of the outputs will usually be from an
emitter follower. Generally, such mUltiple outputs can drive the stated loads
simultaneously.
INPUT THRESHOLD VOLTS - The value in the column headed ZERO indicates the
maximum voltage that can be applied to the circuit without turning on the input
transistor. Any voltage below this level will be processed by the circuit as a
"logic zero". The values under the ONE column represent the minimum voltage that
can be applied to the input without turning off the input transistor. Any level
212
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above this value will be processed by the circuit as a "logic one". Values in
both columns are worst case at 25°C. Values shown are negative when the value in
the ZERO column is greater than that in the ONE column.
NOISE IMMUNITY VOLTS - This is the difference between the input threshold
level and the corresponding output level of the circuit. The column is included
only as a convenience, since noise immunity voltage is simply the lower of the
following two differences:
(1) Input threshold zero minus output level zero
(2) Output level one minus input threshold one
DELAY NANOSECS - The value in this column is the typical average propagation
delay at 25°C. It is the sum of the turn-on delay and turn-off delay divided by 2.
The values should be considered as gross approximations since they are highly
dependent upon the conditions under which they are measured and upon the various
definitions used to define turn-on time and turn-off time.
OPERATING SPEED MEGACYCLES - The value in this column represent the maximum
clock rates for which the circuit was designed to operate, over the stated tem-
perature range. Values coded as maximum indicate possible operating speeds under
the most favorable conditions and at 25°C.
OUTPUT LEVEL VOLTS - The value in the column headed ZERO indicates the
maximum low-level voltage that will appear at the output. The values in the
column headed ONE indicate the minimum high-level voltage that will appear at the
output. Both columns are worst-case values at 25°C. Values shown are negative
when the value in the ZERO column is greater than that in the ONE column.
7.2.2.3 Linear Format Only
SUPPLY POWER MILLIWATTS - The value in this column represents the typical
power drain from the supply at 25°C with no signal applied to the input. When a
mUltiple circuit device (dual, triple, etc.) is encountered, the value shown is
the power drain per circuit. A value coded as maximum indicates the absolute
maximum power that can be dissipated by the device. Operation beyond this value
may be detrimental to the device.
IMPEDANCE - The value shown is typical at 25°C.
GAIN - The value appearing in the VOLTAGE v/V column represents the ratio of
output voltage to input voltage and is typical at 25°C. The value in the POWER DB
column represents the ratio of output power to input power expressed in decibels.
The values shown are typical at 25°C.
3 DB B.W. MCPS (Three-db BandWidth, Megacycles) - The value shown is typical
at 25°C and represents the upper frequency at which gain is 3 db down from the flat
response. The lower 3-db frequency is generally a few hundred cycles per second
or less.
7-6
N.F. DB (Noise Figure) - The value shown is typical at 25°C. Units are decibels.
COM.MODE REJ.DB (Common Mode Rejection) - The value shown is typical at 25°C.
Units are decibels.
DIR.OFFSET MV (Differential Offset, Millivolts) - The value shown is the
maximum input differential offset voltage and is typical at 25°C.
H.D. %MAX (Harmonic Distortion) - The value is shown as a percentage; it
represents the maximum harmonic distortion at 25°C.
OUTPUT SIGNAL - The value shown under the column headed SWING represents the
peak-to-peak voltage that can be obtained without clipping and is typical at 25°C.
The value shown in the column headed POWER represents the available load power
consistent with the specified distortion or, in cases where distortion is not
applicable, the rated power-dissipation characteristic of the device.
7.2.3 Codes and Abbreviations
Codes and abbreviations used are presented in Tables 7-2, 7-3, and 7-4.
TABLE 7-2
ELECTRICAL CHARACTERISTIC CODES
Code Explanation
* Maximum
# Minimum
A Divide by 1000
B Multiply by 1000
C Divide by 100
D Multiply by 100
E Divide by 10
F Multiply by 10
J Microwatts divided by 10
K Maximum forward current in
milliamps
L Diode reverse recovery time
M Multiply by 1010
P Single ended
R Input
S Output
T Typical
W Worst case
X Maximum milliamps
..
Abbreviation
BCD to B
BCD to D
CLCKD
CPS
DB
DIFF
DIR
D to A
EX
GND
H.D.
IF
INP
MCPS
MONO
N.F.
PH
REV
TRNSTRS
SP
VDC
VF
WC
214
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TABLE 7-3
ABBREVIAT.IONS
Explanation
Binary Coded Decimal to Binary
Binary Coded Decimal to Decimal
Clocked
Cycles per second
Decibel
Differential
Direct
Digital to Analog
Expandable
Ground
Harmonic Distortion
Intermediate Frequency
Input
Megacycles per second
Monostable
Noise Figure
Phase
Reverse
Transistors
Split
Volts DC
Variable Feedback
With Complement
Code
TABLE 7-4
MANUFACTURER TECHNOLOGY CODES
Explanation
A Silicon, monolithic, planar-diffused, epitaxial, passivated. Gold leads
to aluminum metalization.
B Same as A, except that all intraconnections are aluminum to aluminum.
C Same as A, but also has polycrystalline isolation.
D Alumina substrate glazed with alkali-free glass. Resistors formed by
photoresist masking and subsequent etching of tin oxide deposited by non-
vacuum process. Copper conductor material is applied by an electroless
silk screen process. Transistors are discrete silicon face-bonded chips.
E Alumina substrate. Resistors are vacuum-deposited nichrom~. Transistors,
diodes, and capacitors are attached discrete components.
F Same as A, but without epitaxy.
G Alumina substrate; Cermet resistors; metal slurry intraconnections and
capacitors applied by silk screen process and brazed to substrate. Active
devices are planar passivated silicon chips bonded to wafer. Connections
from chips are thermocompression-bonded wire leads.
H Multichip; all circuit elements are separate planar epitaxial passivated
silicon chips bonded to a nonconductive substrate. Intraconnections are
thermocompression-bonded wires. Multiple internal connections to a single
node are made to vacuum-deposited or brazed metal-slurry lands. When
possible, chips are bonded directly to metal header or header post for
greater heat dissipating and reduced lead length. Construction details
will depend in large measure on circuit type and design.
J Same as A except that resistors are vacuum-deposited on the monocrystalline
substrate
K Monolithic device consisting of metal-oxide-silicon transistors. Source
and drain regions are planar-diffused. Isolation layer is silicon monox-
ide. Gate electrodes and intraconnections are vacuum-deposited aluminum.
L Resistors formed by photoresist masking of pyrolytically-deposited tin
oxide on glass of matched expansivity. Film thickness is typically
2500o A, and line Widths are 0.003" minimum. Terminations and capacitor
plates are silk-screened silver slurry; after silk-screening, they are
fired. Passive components are hermetically sealed by a fusible powdered
glass, which also serves as a dielectric for the capacitor. Intraconnec-
tion patterns are electroplated and photo-etched. Active devices are
cased in TO-18 or TO-46 cans and are attached by welding.
M Thin film passive components With active devices separately attached.
N Thin film resistors and conductors vacuum-deposited on ceramic substrate.
A monolithic diffused silicon chip containing all active devices is die-
attached to the ceramic sUbstrate, and intraconnections between chip, sub-
trate, and bonding posts are thermocompression-bonded leads.
o Cermet resistors; discrete active devices separately attached.
P Conductors and capacitors deposited on a nonconducting substrate. Inductor
leads are bonded to conductor pads on the substrate.
R MUltichip; selected portions of the circuit are planar diffused into two
or more silicon chips. The chips are intraconnected With thermocompression-
bonded wire leads.
~ ",
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7.2.4 Outline Drawings
Outline drawings of packages used for
microelectronic devices are shown on the
following pages. The specific configura-
tions are cross-referenced -- by type
number -- to the Catalog of Devices. The
dimensions shown are in inches.
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Type A B C D E F G H I LeadNo.* Dia.
0 0.370 0.180 0.335 0.125 1.500 0.029 0.034 0.210 0.0190.290 0.160 0.290 0.009 Min. Min. 0.028 0.190 0.016
1 0.370 0.185 0.335 0.040 0.500 0.050 0.045 0.034 0.200 0.0190.335 0.165 0.305 Max. Min. Max. 0.029 0.028 0.016
2 0.370 0.180 0.325 0.030 1.500 0.045 0.033 0.034 0.210 0.0190.355 0.170 0.315 0.020 Min. 0.015 0.028 0.028 0.190 0.016
3 0.365 0.180 0.327 0.030 0.750 0.040 0.033 0.034 0.210 0.019Max. Max. Max. Max. Min. Max. 0.029 0.028 0.190 0.016
4 0.360 0.180 0.335 0.750 0.230Max.
5 0.362 0.185 0.328 0.025 1.530 0.030 0.034 0.034 0.200 0.0190.358 0.165 0.322 0.029 0.028 0.016
6 0.270 0.085 0.240 0.040 0.500 N/A 0.025 0.025 0.141 0.0190.240 0.065 0.205 Max. Min. 0.015 0.015 0.016
7 0.370 0.180 0.305 1.500 0.045 0.028 0.210 0.0190.355 0.170 0.335 Min. 0.029 0.034 0.190 0.016
8 0.270 0.080 0.240 0.040 1.5 0.025 0.025 0.141 0.0190.240 0.060 0.220 Max. Min. 0.015 0.015 0.016
9 0.365 0.180 0.325 0.500 0.033 0.034 0.210 0.0190.355 0.170 0.315 Min. 0.029 0.028 0.190 0.016
*Package Type 217
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Type A B C D E F G H I LeadNo.* Dia.
10 0.360 0.180 0.325 0.300 0.034 0.034 0.230 0.019Min. 0.026 0.028 0.016
11 0.370 0.185 0.335 0.040 0.500 0.050 0.045 0.034 0.230 0.0190.335 0.165 0.305 Max. Min. Max. 0.029 0.028 0.016
12 0.370 0.180 0.325 0.030 0.750 0.045 0.040 0.034 0.240 0.0190.355 0.170 0.315 0.020 Min. 0.015 0.030 0.028 0.220 0.016
13 0.360 0.180 0.335 0.750 0.230Max.
14 0.362 0.102 0.302 0.025 1.53 0.025 0.034 0.034 0.230 0.0190.358 0.096 0.298 0.029 0.028 0.016
15 0.370 0.175 0.335 0.035 0.165 0.200 0.0190.350 Max. 0.322 0.150 0.016
16 0.370 0.180 0.335 0.125 1. 50 0.029 0.034 0.210 0.0190.290 0.160 0.290 0.009 Min. Min. 0.028 0.190 0.016
17 0.365 0.180 0.327 0.030 0.750 0.040 0.033 0.034 0.235 0.019Max. Max. Max. Max. Max. 0.029 0.028 0.220 0.016
18 0.370 0.180 0.335 0.125 1.50 0.029 0.034 0.230 0.0190.290 0.140 0.290 0.009 Min. Min. 0.028 0.016
19 0.370 0.260 0.335 0.04Q 0.500 0.050 0.045 0.034 0.230 0.0190.335 0.240 0.305 Max. Min. Max. 0.029 0.028 0.016
*Package Type 218
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Type A B C D E F G H I LeadNo.* Dia
20 0.370 0.180 0.335 1.500 0.045 0.034 0.2-10 0.0190.355 0.170 0.305 Min. 0.029 0.028 0.190 0.016
21 0.365 0.180 0.325 0.500 0.033 0.034 0.210 0.0190.355 0.170 0.315 Min. 0.029 0.028 0.190 0.016
22 0·370 0.180 0.325 0.030 0·750 0.045 0.040 0.034 0.240 0.0190.355 0.170 0.315 0.020 Min. 0.015 0.030 0.028 0.220 0.016
23 0.370 0.160 0.335 0.040 0.250 0.040 0.045 0.034 0.160 0.0190·350 0.140 0.305 Max. Min. 0.010 0.029 0.028 0.140 0.016
24 0.362 0.185 0.328 0.025 1·530 0.030 0.034 0.034 0.200 0.0190.358 0.165 0·322 Typ Typ Typ 0.029 0.028 Typ 0.016
25 0.370 0.180 0.335 0·500 0.045 0.034 0.245 0.0200.335 Max. 0.305 Min. 0.024 0.028 0.215 0.016
26 0.360 0.180 '0.325 0.300 0.034 0.034 0.200 0.019Max. Max. Min. 0.026 0.028 0.016
27 0.370 0.190 0.335 0.030 0.300 0.33 0.34 0.240 0.0190.350 0.170 0.315 0.020 Min. 0.28 0.28 0.220 0.016
*Package Type 219
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Type A B C D E F G H TNo.*
37 0.250 0.250 0.017 P.050 0.375
0.065
Max.
38 0.140 0.250 0.012 0.050 0.180 0.055Max.
40 0.195 0.270 0.018 0.050 0.050 0.350 0.008 0.005 0.055
0.165 0.240 0.014 Min. 0.022 0.003 0.040
41 0.240 0.240 0.018 0.050 0.010 0.004 0.0600.230 0.230 0.016 Min. 0.003 0.048
42 0.135 0.260 0.012 0.050 0.180 0.018 0.004 0.0450.115 0.240 Min. 0.008 0.025
43 0.125 0.250 0.012 0.050 0.185 0.004 0.055Max.
44 0.265 0.265 0.050 0.188 0.050Max.
45 0.175 0.250 0.050 0.030 0.004 0.060
46 0.125 0.250 0.010 0.130 0.008 0.003 O. OLIO0.135 0.260 0.013 Min. 0.016 0.005 0.050
47 0.195 0.275 0.019 0.050 0.300 0.030 0.006 0.0550.175 0.240 0.016 Min. 0.015 0.003 0.040
48 0.135 0.260 0.015 0.050 0.122 0.013 0.005 0.0450.125 0.250 0.010 0.112 0.003 0.030
49 0.250 0.250 0.015 0.050 0.150 0.030 .0035 0.055Typ Typ Min. .0055 Max.
*Package Type 221,
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Type A B C D E F G H I J KNo.*
50 0.550 0.250 0.250 0.050 0.015 0.150 0.055 0.030 0.06Min. Max. 0.03
51 0.240 0.240 0.052 0.018 0.210 0.070 0.010 0.004 0.0150.230 0.230 0.048 0.016 Min. Max. Min. 0.003 0.005
52 0.750 0.255 0.260 0.050 0,014 0.250 0.038 0.063 0.027 0.0060.730 0.245 0.240 0.005 0.015 0.230 0.012 0.051 0.006 0.004
53 0.750 0.275 0.250 0.050 0.015
0.460 0.060 0.005
Max Max.
54 0.260 0.260 0.050 0.017 0.235 0.070 0.020 0.004Max. Max. Min. Max.
55 0.760 0.265 0.265 0.055 0.018 0.260 0.065 0.0060.740 0.245 0.240 0.045 0.015 0.235 0.055 0.004
56 0.760 0.255 0.260 0.055 0.018 0.260 0.038 0.065 0.025 0.006 O.03c0.740 0.245 0.230 0.045 0.015 0.235 0.012 0.055 0.015 0,004 0.003
57 0.505 0.260 0.135 0.050 0.013 0.0185 0.045 0.013 0.005 0.0200.495 0.250 0.125 0.010 0.030 Min. 0.018
58 0.290 0.255 0.130 0.050 0.010 0.080 0.025 0.040 0.012 0.0030.380 0.245 0.120 0.030 Min.
59
0.250 0.175 0.060 0.035 0.004
60 0.500 0.500 0.100 0.020 0.050 0.125 0.050 0.010
61 0.275 0.190 0.050 0.200 0.070 0.005Max. Max. Min. Max.
62 0.275 0.170 0.050 0.017 0.249 0.060 0.017 0.0060.255 0.150 0.013 0.187 0.040 Min. 0.004
63 0.260 0.260 0.055 0.019 0.070 0.070 0.030 0.0060.240 0.240 0.045 0.010 Min. 0.030 0.005 0.003
G4 0.780 0.260 0.260 0.055 0.019 0.060 0.029 0.0060.720 0.240 0.240 0.045 0.015 0.045 0.015 0.003
65 0.500 0.250 0.140 0.050 0.012 0.180 0.055Max.
66 0.260 0.260 0.050 0.019 0.250 0.060 0.0060.240 0.240 0.015 Min. o.o~)O 0.003
* Package Type
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7.2.5 Schematic Drawings
Schematic drawings of microelectronic devices are
presented on the following pages, preceded by an index
that is cross-referenced -- by manufacturer's name and
part number -- to the Catalog of Devices. In many
instances the circuit configuration shown is only a
basic representation of the actual circuit. The
descriptive terms following the generic name in the
Circuit Description column of the Catalog of Devices
must be applied to modify as necessary the circuit
shown. The Circuit Description column may indicate a
need for modification in the following characteristics:
(1) Multiple circuit (dual, triple, etc.)
(2) Number of inputs
(3) Expandable nodes
Where appropriate, additional differences between the
configuration shown and the actual configuration are
indicated by notes in the Exceptions column of the index.
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INDEX OF SCHEMATIC DIAGRAMS
fo'FRS MFRS
PAIH FIG PART FIG
MFI~ NlJl'~ER NO. EXCEPTI ONS MFR NUMBER NO. EXCEPTIONS
A1"l::L A13-251 506 AMEL 011-001 169
"MEL B-INDUS 142 AMEL 011-004 169
"~~EL ll-PR(~ 142 AMEL 011-008 169
"PEL B-STMjf) 142 AMEL 012-001 110
A~;EL 1'11-501 142 AMEL 042-001 170
A;'.EL Bl1-504 142 AMEL P-INOUS 251 Rl,R2,Q1 OMITTED
"MEL fJll-5C8 142 AMEL P-PREM 251 Rl,R2,Ql OMITTED
AMEL B12-001 197 AMEL P-STAND 251 Rl,R2,Ql OMITTED
A~EL C-INCUS 118 AMEL Q-INDUS 140
"MEL C-PRFX 118 AMEL Q-PREM 140
AMEL C-STAND 118 AMEL Q-STAND 140
A".EL C13-GOO 507 AMEL R-INDUS 251
"MEL C13-0Cl 507 AMEL R-PREM 251
"MEL C13-0C? 507 AMEL R-STAND 251
M"EL E-I"ICUS 140 ~lO PULL-UP RESI STOR AMEL R12-001 152
"'''EL E-PII.F;·' 140 NO PULL-UP RESISTOR AMEL R12-002 148
,\MEL E-STA~D 140 NO PULL-UP RESISTOR AMEL S-INDUS 249
II/'EL E12-COl 113 AMEL S-PREM 249
"/olEL E13-401 537 AMEL S-STAND 249
AMEL E13-511 538 AMEL T-INDUS 251 TERMINAL A OMITTED
"MEL E16-511 538 AMEL T-PREM 251 TERMINAL A OMITTEIJ
"MEL F-INfJUS 226 AMEL T-STAND 251 TERMINAL A OMITTED
"MEL F-PREI" 226 AMEL U-INDUS 250
M'EL F-STAND V6 AMEL U-PREM 2'50
AMEL G-I"IrUS 140 AMEL U-STAND 250
,WEL G-PflC,", 140 CORN 0065 109
,"MEL G-STAND 140 CORN 0067 236
"fo'EL G12-002 196 CORN 0094 146
."MEL G12-003 103 FSC A702 515
"MEL H-I"JClJS 129 FSC A702A 515
"MEL H-PREI' 129 FSC A702C '515
W[L H-STAND 129 FSC A709 552
"MEL I-INCUS 140 FSC A709C 552
"MEL I-PRE" 140 FSC A710 553
"toOEL I-STAND 140 FSC A7l0C '553
"MEL J-INClJS 140 FSC A711 554
AMEL J-PRl.'fJ 140 FSC A711C 554
"MEL J-STAND 140 FSC CL958
""EL K-INDlJS 140 FSC CS700 198 NO PULL-UP RESISTOR
AMEL K-PRff< 140 FSC CS701 198 A AND B INTRACONNECTEO
"MEL K-STA~C 140 FSC CS704 231
.~I"f=L L-INr.US 140 FSC CS705 113
At'EL L-PRE~' 140 FSC CS709 113
M1::L L-STAND 140 FSC CTL952
AMEL M- ItlCUS 140 FSC CTl953 116
"~EL "-PRE/! 140 FSC CTL954 116
.~"t:L M-STA\IO 140 FSC CTL955 116
AMEL N-INCUS 140 FSC CTL956 122
IIMEL N-PREN 140 FSC OTL930 192
AMFL N-STA'JD 14C FSC OTL931 149
233 (continued),.
INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS MFRS
PART FIG PART FIGMFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
FSC OTL932 189 FSC L906C 249 INVERTING SUGr: OMITTEDFSC OTL933 113 FSC L907 140FSC DTL944 185 FSC 1907C 140FSC DTL945 150 FSC L914 140
FSC DTL946 192 FSC L914C 140
FSC DTL948 150 FSC L915 140
FSC DTL 950 FSC L915C 140
FSC OTL 951 FSC L924 212FSC OTL962 192 FSC L926 153
FSC FL900?9 142 FSC L926C 153
FSC FL90329 140 FSC L927 145
FSC FL90529 249 FSC L927C 145
FSC FL91029 140 FSC LPOT9040 288
FSC FL91129 213 FSC LPOT9041 182
FSC FL91429 140 FSC lPOT9042 182 A AND B ARE CONNECTEDFSC FL91529 140 FSC MWl908 144
FSC FL92129 140 NO PULL-UP RESISTOR FSC MWL909 217
FSC FL 92328 155 FSC MWl910 140
FSC FL 92329 155 FSC MWl911 213
FSC FL 92629 155 FSC MWL912 135
FSC FL 92729 145 FSC MWl913 240
FSC FL93029 192 FSC MWL921 140 NO PULL-UP RESISTOR
FSC FL93129 149 FSC SEI01 198
FSC FL93229 189 FSC SEl02 198
FSC FL 93329 113 FSC SEI05 113
FSC FL94429 18.5 FSC SEll0 200
FSC FL94529 150 FSC SEl15 198
FSC FL94629 192 FSC SEI24 231
FSC FL94829 150 FSC SE150 197
FSC FL95029 FSC SEl60 174
FSC FL95129 FSC SH2100
FSC FL 96229 192 FSC SH2101
FSC FSU400 121 FSC TTll03 205
FSC FSA2000 121 FSC TTLI04 205
FSC FSA2001 121 GELM 473104 546
FSC FSA2002 113 NO RESISTOR,REV DIODES GELM 7736078 547
FSC FSA2003 113 NO RESISTOR GELM 7736079 115
FSC L900 142 GElM 7736134 545
FSC L900C 142 GELM 7739750 543
FSC L901 118 GESP 4JPAI07 560
FSC L901C 118 GESP 4JPA113 504 SHORT OUT RZ
FSC L902 226 GESP 4JPA114 504 SHORT OUT R1,R2FSC L902C 226 GESP 4JPA126 504
FSC L903 140 GESP 12XI0l 198
FSC L903C 140 GESP 12X218 536
FSC L904 129 GESP 12X248 171
FSC L904C 129 GESP 12X2071 501
FSC L905 249 GESP 12X2072 501
FSC L905C 249 GESP 4JPA112 539
FSC L906 249 INVERTING STAGE OMI TTEO GESP 4JPA 135 560
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INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS HFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUHBER NO. EXCEPTIONS
GESP ItJPA31t5 292 GI PC5H 261 PNP TRNSTRS,REV (HODES
GESP 4JPA35B 292 GI PC521 262
GI MEH503 263 GI PC523 262 PNP TRNSTRS,REV DIODES
GI MEIo'507 GHE 134A 144
GI MEM50B GHE 134B 217
GI MEM509 GHE 13402 litO
GI MEM522 263 GHE 13403 HO
GI MEM529 264 GHE 134E 140 NO PULL-UP RESISTOR
GI HEH900 265 GHE 134G 213
GI MEH901 266 GME 134H 135
GI HEM1000 GME 134R 240
GI MEM2001 268 GME 25403 113 A AND B INTRACONNECTEO
GI MEM3020 GHE 25400 113 NO RESISTOR
GI HEM3021 GHE 254G3 199
GI HEM4000 267 GHE 254G4 199
GI HEH5001 268 GHE 254G6 113
GI HEM5002 268 GHE 2630 192
GI MEM5003 268 GHE 26302 192
GI MEM5005 268 GHE 264B 231
GI MEM5006 268 GHE 264B3 189
GI NCI0 221 GHE 264B4 189
GI NCll 201 GHE 26402 198
GI NCPC8 239 S2,S3,C2,C3 OMITTED GHE 26403 189
GI NCPC9 253 GIlE 26401t 180 A AND B INTRACONNECTED
GI NCPC12 123 GIlE 26405 198 NO PULL-UP RESISTOR
GI NCPC16 172 GIlE 2640R 198 A AND B INTRACONNECTED
GI NCPC17 21t8 GIlE 264E3 180
GI NCPCI01 'litO GHE 264EIt 189
GI NCPC511 261 PNP TRNSTRS,REV DIODES GME 264G9 192
61 NCPC513 261 GIlE 264JK
61 NCS675A GIlE 264L 197
GI PCI0 221 GHE 264P 200
GI PCll 201 GHE PL4COI 119
GI PC13 239 GHE PL4GOI 223
GI PC14 221 GME PL4602 290
61 PC15 201 GHE PL4G03 291
GI PC18 172 GHE PL4MOI 160
GI PC200 508 GIlE PL4ROI 289
GI PC201 509 GHE PL4R02
GI PC2l0 551 GHE PL4S01 256
GI PC212 551 GHE PL4S02 117
GI PC250 GHE PL5050 120
GI PC251 GHE PL5100 252
GI PCItOI 251t HOFF HMCOOI
GI PC402 255 HOFF HMCOO2
GI PC501 260 HOFF HHCOO3 197
GI PC502 260 HOFF HHCOOIt 198
GI PC503 260 PNP TRNSTRS,REV DIODES HOFF HMCOO5 231
61 PC501t 260 PNP TRNSTRS,REV DIODES HOFF HHCI001 198
GI PC512 261 HOFF HMC1002 197
·235
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INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
HOFF HMC1003 231 MOTA MC352 241
INTX OMXXXXX 173 MOTA MC353 128
INTX FFXXXXX 229 MOTA MC354 246
INTX GBXXXXX 124 MOTA MC355 138 NO OMlnED
INTX GGXXXXX 220 MOTA MC356 211
INTX MVXXXXX 168 MOTA MC357 211 OUTPUT RESISTORS OMITTED
INTX STXXXXX 247 MOTA MC358 154
MEPC 640702 MOTA MC359 216
MEPC 640703 229 MOTA MC360 216 R2 OMITTED
HEPC 640704 229 MOTA MC361 216 R1.R2 OMITTED
MOTA MC201 198 MOTA MC362 216
MOTA MC202 19B MOTA MC401 205
MOTA MC203 113 MOTA MC402 205
MOTA MC204 200 MOTA MC650 183
MOTA MC205 197 MOTA MC651 183
MOTA MC206 19B MOTA MC652 259
MOTA MC207 198 NO PULL-UP RESISTOR MOTA MC800 142
MOTA MC20B 198 A ANO B INTRACONNECTED MOTA MC801 118
MOTA MC209 23't MOTA MC802 226
MOTA MC212 196 NO PULL-UP RESISTOR MOTA MC803 140
MOTA MC213 196 MOTA MC804 129
MOTA MC215 113 A AND B INTRACONNECTED MOTA MC805 249
MOTA MC217 113 NO RESISTOR MOTA MC806 249 INVERTING STAGE OMITTED
MOTA MC251 19B MOTA MC807 140
MOTA MC252 198 MOTA MCB14 140
MOTA MC253 113 MOTA MC815 140
MOTA MC254 200 MOTA MC816 155
MOTA MC255 197 MOTA MCB30F 192
MOTA MC256 198 MOTA MC830G 192
MOTA MC257 198 NO PULL-UP RESISTOR MOTA MC831F 149
MOTA MC258 198 A AND B INTRACONNECTED MOTA MC831G 149
MOTA MC259 231 MOTA MC832F IB7
MOTA MC260 231 MOTA MC832G 187
MOTA MC262 196 NO PULL-UP RESISTOR MOTA MC833F 113 NO RESISTOR
MOTA MC263 196 MOTA MC833G 113 NO RESISTOR
MOTA MC265 113 A ANO B INTRACONNECTEO MOTA MC844F 185
MOTA MC267 113 NO RESISTOR MOTA MC844G 185
MOTA MC301 211 MOTA MC845F 150
MOTA MC302 241 MOTA MC845G 150
MOTA MC303 128 MOTA MC846 192
MOTA M004 246 MOTA MC848F 150
MOTA M005 138 MOTA MC848G 150
MOTA MC306 211 MOTA MC862 192
MOTA MC307 211 OUTPUT RESISTORS OMITTED MOTA MC900 142
MOTA MC308 154 MOTA MC901 118
MOTA MC309 216 MOTA MC902 226
MOTA 14010 216 R2 OMITTED HOTA MC903 140
MOTA MC311 216 Rl.R2 OMITTED MOTA MC904 129
MOTA MC312 216 MOTA MC905 249
MOTA MC351 211 MOTA HC906 249 INVERTING STAGE OMITTED
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INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS
'-
MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
MOTA MC907 140 NORD NM2012 550
MOTA MC908 11010 NORD NMIo002 141
MOTA MC909 217 NSC N81000 1102
MOTA MC910 140 NSC N81001 118
MOTA MC911 213 NSC NB1002 226
MOTA MC912 135 NSC NB1003 1100
MOTA MC913 2100 NSC NB1004 129
MOTA MC914 140 NSC N81005 249
MOTA MC915 140 NSC NB1007 140
MOTA MC916 155 NSC NB1014 1100
MOTA MC918 140 NSC N81015 140
MOTA MC921 140 NSC N81017 1100
MOTA MC930F 192 NSC N81018 242
MOTA MC930G 192 NSC NB1019 226
MOTA MC931F 149 NSC NBI020 2103
MOTA MC9316 149 NSC N81023 130
MOTA MC932F 187 NSC NB2000 1102
MOTA MC9326 187 NSC NB2001 118
MOTA MC933F 113 NO RESISTOR NSC N82002 226
MOTA MC933G 113 NO RESISTOR NSC N82003 1100
MOTA MC9410F 185 NSC N820010 129
MOTA MC9446 185 NSC NB2005 2109
MOTA MC945F 150 NSC N82007 140
MOTA MC9456 150 NSC N82014 140
MOTA MC946 192 NSC N82015 140
MOTA MC948F 150 NSC N82017 1100
MOTA MC948G 150 NSC N82018 2102
MOTA MC962 192 NSC N82019 226
MOTA MC1111 III NSC NB2020 243
MOTA MCl112 111 NSC N82023 227
MOTA MC1113 III NSC NC1008 144
MOTA MC1114 113 A AND B INTRACONNECTED NSC NC1009 217
MOTA MC1115 143 NSC NC1010 140
MOTA MCl116 113 NO RESISTOR NSC NC1011 213
MOTA MCl117 113 REV DIODES,NO RESISTOR NSC NC1012 135
MOTA MCl118 121 NSC NC1021 140 NO PULL-UP RESISTOR
MOTA MC1519A 510 NSC NC2008 144
MOTA MC1519B 510 NSC NC2009 217
MOTA MC15210 505 NSC NC2010 1100
MOTA MC1525 511 NPN DEVICES NSC NC2011 213
MOTA MC1526 512 NPN DEVICES NSC NC2012 135
MOTA MC1527 511 NSC NC2021 1100 NO PULL-UP RESISTOR
MOTA MC1528 512 NSC NS7037 514
MOTA MC1530 513 OMIT 01,05 INPUT TO 02,04 PHIL PA702 516
MOTA MC1531 513 PHIL PA7l0 553
NORD NM10D3 SItS PHIL PA7l2 515
NORD NM1005 549 PHil PA7l3 5310
NORD NM1008 548 PHIL PA7600 558
NORD NM2002 550 PHIL PA7601 559
NORD NM20D7 550 237 PHU PL103 205
(continued)
INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
PHIL PLIO" 205 PHIL Pl9610 276
PHIL Pl900 lit2 PHIL Pl9611 277
PHIL Pl901 118 PHtIl Pl9923 280
PHIL Pl902 226 PHJl Pl9926 153
PHil Pl903 litO PHIL Pl99ltO 281
PHIL PL90" 129 PHIL Pl997" 153
PHIL PL905 2"9 PHIL PL9986 273
PHIL PL906 2"9 INVERTING STAGE OMITTED PHIL Pl9987 273
PHIL PL907 litO PHll PL9988 274
PHIL Pl908 144 RAD R0205 196 NO PUll-UP RESISTOR
PHIL Pl909 217 RAO R0206 196 NO PUll-UP RESISTOR
PHIL PL910 140 RAO R0208 2"5
PHil PL911 213 RAO R0209 186
PHIL Pl912 135 RAO R0210 196 NO PULL-UP RESISTOR
PHIL Pl913 240 RAD RD305 196 NO PUll-UP RESISTOR
PHil PL914 140 RAD RD306 196 NO PULL-UP RESISTOR
PHil Pl915 140 RAD R0308 245
PHIL Pl916 155 RAD RD309 186
PHil PL921 140 NO PUll-UP RESISTOR RAD RD310 196 NO PUll-UP RESISTOR
PHIL Pl930 192 RAD R0505 196 NO PULL-UP RESISTOR
PHIL Pl931 149 RAO R0506 196 NO PUll-UP RESISTOR
PHIL Pl932 189 RAO R0508 245
PHIL PL933 113 NO RESISTOR RAO R0509 186
PHIL Pl939 140 RAD R0510 196 NO PULL-UP RESISTOR
PHil Pl940 155 RAD RMI0 269
PHIL Pl944 185 RAD RM12 269
PHIL Pl945 150 RAD RM30 269
PHIL Pl946 192 RAO RM31 269
PHIL Pl948 RAD RM50 269
PHIL Pl949 192 RAD RM53 269
PHIL PL961 192 RAD RM56 269
PHIL Pl962 RAO RM59 269
PHIL Pl963 RAO RM62 269
PHIL Pl975 144 RAO RM65 269
PHIL Pl976 217 RAO RM68 269
PHIL Pl977 140 RAO RM71 269
PHil Pl978 140 RAD RM74 269
PHIL Pl979 140 NO PUll-UP RESISTOR RAY RM201 196 NO PUll-UP RESISTOR
PHIL Pl980 213 RAY RM202 245
PHil Pl981 135 RAY RM204 196 NO PULL-UP RESISTOR
PHIL Pl983 140 RAY RM206 196 NO PUll-UP RESISTOR
PHIL Pl984 240 RAY RM210 179
PHIL Pl985 140 RAY RM211 196 NO PUll-UP RESISTOR
PHIL Pl9600 278 RAY RM212 245
PHIL Pl9602 217 RAY RM213 233
PHIL Pl9603 218 NO CAPACITORS RAY RM211t 196 NO PUll-UP RESISTOR
PHil Pl9605 279 RAY RM215 167
PHIL Pl9606 275 RAY RM216 196
PHIL Pl9608 192 RAY RM217 113 NO RESISTOR
PHIL Pl9609 217 RAY RM221 196 NO PUll-UP RESISTOR
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INDEX OF SCHEMATIC DIAGRAMS (continued)
"'FRS MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
RAY RM224 196 NO PULL-UP RESISTOR SIGN SE1l3 180 A AND B INTRACONNECTEO
RAY RM227 113 NO RESISTOR SIGN SE1l5 198
RAY RM231 196 NO PULL-UP RESISTOR SIGN SE1l6 192
RCA CA3000 516 SIGN SEl24 231
RCA CA3001 517 SIGN SEl25 293
RCA CA3002 518 SIGN SEl50 197
~CA CA3004 519 SIGN SEl55 189
:loCA CA3005 519 SHORT OUT R6,R7 SIGN SEl56 189
RCA CA3006 519 SHORT OUT R6,R7 SIGN .SE157 189
RCA CA3007 520 SIGN SEl60 174
RCA CA3008 521 SIGN SE161 175
~CA CA3010 521 SIGN SE170 192
RCA C02100 209 SIGN SEl80 192
RCA C02101 209 SIGN SEl81 192
~CA C02150 210 SIGN SElt16 190
RCA C02151 210 SIGN SE424 237
RCA C02152 214 SIGN SE455 IB4
RCA C02200 188 SIGN SE480 184 CRI OMITTED
~CA C02201 188 SIGN SE500 533
RCA C02203 151 SIGN SE501 541SIGN CS700 198 NO PULL-UP RESISTOR SIGN SE505 522
SIGN CS701 198 A ANO B INTRACONNECTEO SIGN SE506 562
SIGN CS704 231 SIGN SE518 561SIGN CS705 113 A AND B INTRACONNECTEO SIGN SE806 139
SIGN CS709 113 NO RESISTOR SIGN SE808 205 R1 OFF GNO AND TO OUTPUTSIGN CS715 197 SIGN SE816 205 R1 OFF GND AND TO OUTPUTSIGN CS716 180 SIGN SE825 294
SIGN CS720 192 NO PULL-UP RESISTOR SIGN SE840 295
SIGN CS721 192 NO PULL-UP RESISTOR SIGN SE855 205SIGN CS727 192 SIGN SE870 205 Rl OFF GND AND TO OUTPUTSIGN CS729 231 SIGN SE880 205 R1 OFF GNO AND TO OUTPUTSIGN CS730 192 SIGN SU300 138SIGN CS731 113 NO RESISTOR SIGN SU305 1HtSIGN CS732 113 NO RESISTOR SIGN SU306 114SIGN LU300 138 SIGN SU314 222SIGN LU305 114 SIGN SU315 222SIGN LU306 114 SIGN SU316 222SIGN LU314 222 SIGN SU320 156SIGN LU315 222 SIGN SU331 224SIGN LU316 222 SIGN SU332 224SIGN LU320 156 SIlX A01 202SIGN lU331 224 SILX A02 202SIGN lU332 224 SILX A03SIGN SE101 198 SIlX A04 113 NO RESISTORSIGN SEl02 198 SILX A05 202SIGN SEl05 113 SIlX A06 202SIGN SEl06 113 NO RESISTOR SILX A07 202SIGN SEllO 200 SILX A08SIGN SElll 180 A AND B INTRACONNECTEO SIlX A09SIGN SE1l2 180 A AND 8 INTRACONNECTEO SILX A10 202
...... Zag.' . (continued)
INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
SIlX A12 202 SW SW946 192
SIlX A13 202 SW SW948 150
SIlX A14 202 SW SW962Y 192
SILX A15 202 SW SW962Z 192
SIlX A20 202 SW SWFlO 244
SPER 203 523 SW SWFll 244
SPER 900 142 SW SWFl2 244
SPER 914 140 SW SWFl3 244
SPER 915 140 SW SWF20 234
SPER 925 140 SII SIlF21 234
SPER 926 153 SW SWF22 234
SPRG US-OlOO 235 Rl,Cl,Ql OMITTED SW SWF23 234
SPRG US-OI0l 235 Rl,Cl,Ql OMITTED SW SWF30 238
SPRG US-OI02 218 SW SWF31 238
SPRG US-OI03 218 SW SWF32 238
SPRG US-OI04 218 SII SWF33 238
SPRG US-OI05 130 SW SWF50 157
SPRG US-OI06 218 SW SWF51 157
SPRG US-OI07 125 SII SWF52 157
SPRG US-OI08 177 SW SWF53 157
SPRG US-OllO 235 SII SIlG40 206
SPRG US-Olll 235 SW SWG41 206
SPRG US-Oll2 218 SII SWG42 206
SPRG US-Oll3 218 SW SWG43 206
SPRG US-01l4 219 SW SWG50 105
SPRG US-01l5 219 Sll SWG51 105
SPRG US-0708 144 Sll SWG52 105
SPRG US-0709 217 SW SWG53 105
SPRG US-07l0 140 SW SWG60 206
SPRG US-07ll 213 SW SllG61 206
SPRG US-07l2 135 SW SWG62 206
SPRG US-07l3 240 Sll SWG63 206
SPRG US-0721 140 NO PUll-UP RESISTOR SW SWG90 131
SW SW301 211 SW SWG91 131
SW SW302 241 SW SWG92 131
SW SII303 128 SW SWG93 131
SII SW304 246 SW SWGI00 105
SW SII305 138 SW SWGI0l 105
SW SII306 211 SW SIIGI02 105
SW SW307 211 SII SIIGI03 105
SII SII308 154 SII SWGllO 105
SII SII309 216 SII SWGlll 105
SW SII31C 216 R2 OMITTED SII SIIG1l2 105
SII SII3ll 216 R1,R2 OMITTED SII SIIG1l3 105
SII SII930 192 SW SIIG120 206
SII SII931 149 SII SWG121 206
SII SII932 189 SII SWG122 206
SII SII933 113 NO RESISTOR SW SWG123 206
SW SII944 185 SW SWG130 206
SII SII945 150 SW SWG131 206
'240 (continued)
INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
SW SWG132 206 SYl SG50 105
SW SWG133 206 SYl SG51 105
SW SWG140 193 SYl SG52 105
SW SWGl41 193 SYl SG53 105
SW SIIG142 193 SYl SG60 206
SW SIIG143 193 SYl SG61 206
SW SWG150 25B SYl SG62 206
SW SIIG151 258 SYl SG63 206
SII SIIG152 258 SYl SG90 131
SW SIIG153 258 SYl SG91 131
SW SWG170 139 SYl 5G92 131
SW 511Gl11 139 SYl 5G93 131
SW SWG172 139 SYL 5GI00 105
SW SIIGl73 139 5Yl SGI0l 105
SW 511G180 132 SYl 5GI02 105
SW 511G181 132 SYl 5GI03 105
SW 5WG182 132 5Yl SGll0 105
SII 511G183 132 SYl SGl11 105
SYl 5FlO 244 SYl SG112 105
5Yl SFll 244 SYl 5G113 105
5Yl SFl2 244 SYl 5G120 206
SYl SF13 244 SYl SG121 206
SYl SF20 234 SYl SG122 206
SYl SF21 234 5Yl 5G123 206
5Yl SF22 234 SYl SG130 205
SYl SF23 234 SYl SG131 205
SYl SF30 238 SYl SG132 205
SYl SF31 238 SYl SG133 205
SYl SF32 238 SYl SG140 206
SYl SF33 238 SYl 5G141 206
SYl SF50 157 SYl 5G142 206
SYl SF51 157 5Yl 5G143 ~ 206
SYl SF52 157 SYl SG150 258
5Yl SF53 157 5Yl SG152 258
SYl 5F60 SYl 5G160 271
SYl SF61 SYl SG161 271
SYl SF62 5Yl SG162 271
SYl SF63 SYl SG163 271
5Yl SF250 157 SYl SG170 139
SYl SF251 157 5Yl 5G172 139
SYl SF252 157 SYl SG180 132
SYl 5F253 157 5Yl SG181 132
SYl SF260 5Yl SG182 132
SYl SF261 SYl SG183 132
SYl SF262 SYl 5G190 206
SYl SF263 5Yl 5G191 206
SYl SG40 206 5Yl 5G192 206
SYl SG41 206 5Yl 5G193 206
SYL SG42 206 SYl SG210 272
SYL SG43 206 5Yl 5G211 272
241. (continued)
INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
SYL SG212 272 TI SN535 147
SYL SG213 272 TI SN729
SYL SG220 205 TI SN730 140
SYL SG221 205 TI SN731 140
SYL SG222 205 TI SN732
SYL SG223 205 TI SN733
SYL SG230 258 TI SN734
SYl SG232 258 TI SN735
SYL SG240 205 Tt SNI005 176
SYl SG241 205 TI SN5101 235
SYl SG242 205 TI SN5111 235
SYl SG243 205 TI SN5112 235 Rl,Cl,Ql OMITTED
SYl SG250 272 TI SN5161 218
SYl SG251 272 TI SN5162 218
SYL SG252 272 TI SN5191 133
SYL SG253 272 TI SN5302 165 R4,Ql OMITTED
SYl SG260 205 TI SN5304 165
SYl SG261 205 TI SN5311 194
SYL SG262 205 TI SN5331 194
SYL SG263 205 TI SN5360 194
SYl SG270 139 TI SN5370 136
SYL SG272 139 TI SN5380 176
TI SN337 228 TI SN5400 195
TI SN341 204 TI SN5410 195
TI SN343 161 TI SN5420 195
TI SN344 196 NO PUll-UP RESISTOR TI SN5430 195
TI SN346 162 TI SN5440 205
TI SN347 204 TI SN5450 137
TI SN359 204 TI SN5460 139
TI SN472 TI SN5470
Tt SN510 235 Rl,Cl,Ql OMITTED Tt SN5500 535
TI SN511 235 Rl,Cl,Ql OMITTED Tt SN5510 528
TI SN512 218 Tt SN7000 208
TI SN513 218 TI SN7300 165 R4,Q1 OMITTED
TI SN514 218 TI SN7301 165
TI SN515 130 Tt SN7302 165 R4,Ol OMITTED
TI SN516 218 TI SN7304 165
TI SN517 125 TI SN7310 194
TI SN518 177 Tt SN7311 194
TI SN521 524 Tt SN7320 138 PNP DEVICES
Tt SN522 525 TI SN7330 194
Tt SN523 526 Tt SN7331 194
Tt SN524 527 Tt SN7350 147
TI SN525 TI SN7360 194
TI SN526 TI SN7370 136
TI SN530 165 R4.Q1 OMITTED TI SN7380 176
TI SN531 108 TI SN7400 195
TI SN532 112 Tt SN7410 195
TI SN533 108 TI SN7420 195
TI SN534 112 TI SN7430 195
242 )(continued)
INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
TI SN7440 205 TRAN TNG3042 206
TI SN7450 137 TRAN TNG3043 206
TI SN7460 139 TRAN TNG3044 206
TI SN7470 TRAN TNG3045 206
TRAN TFF3011 234 TRAN TNG3046 206
TRAN TFF3012 234 TRAN TNG3047 206
TRAN TFF3013 234 TRAN TNG3048 206
TRAN TFF3014 234 TRAN TNG3051 206
TRAN TFF3015 234 GATES ARE 2 INP PLUS CLCI< TRAN TNG3052 206
TRAN TFF3016 234 GATES ARE 2 INP PLUS CLCI< TRAN TNG3053 206
TRAN TFF3017 234 GATES ARE 2 INP PLUS CLCI< TRAN TNG3054 206
TRAN TFF3018 234 GATES ARE 2 INP PLUS CLCI< TRAN TNG3ill 206
TRAN TFF3031 234 GATES AREl-2INP PLUS CLCI< TRAN TNG3112 206
TRAN TFF3111 158 GATES ARE 4 INP PLUS CLCI< TRAN TNG3113 206
TRAN TFF3112 158 GATES ARE 4 INP PLUS CLCI< TRAN TNG3114 206
TRAN TFF3113 158 GATES ARE 4 INP PLUS CLCI< TRAN TNG3115 206
TRAN TFF3114 158 GATES ARE 4 INP PLUS CLCI< TRAN TNG3116 206
TRAN TFF3115 158 TRAN TNG3117 206
TRAN TFF3116 158 TRAN TNG3118 206
TRAN TFF3111 158 TRAN TNG3131 206
TRAN TFF3118 158 TRAN TNG3141 206
TRAN TFF3121 282 GATES ARE 4 INP PLUS CLCI< TRAN TNG3142 206
TRAN TFF3122 282 GATES ARE 4 INP PLUS CLCI< TRAN TNG3143 206
TRAN TFF3123 282 GATES ARE 4 INP PLUS CLCI< TRAN TNG3144 206
TRAN TFF3124 282 GATES ARE 4 INP PLUS CLCI< TRAN TNG3145 206
TRAN TFF3125 282 TRAN TNG3146 206
TRAN TFF3126 282 TRAN TNG3147 206
TRAN TFF3127 282 TRAN TNG3148 206
TRAN TFF3128 282 TRAN TNG3211 105
TRAN TFF3131 282 TRAN TNG3212 105
TRAN TFF3211 157 TRAN TNG3213 105
TRAN TFF3212 157 TRAN TNG3214 105
TRAN TFF3213 151 TRAN TNG3215 105
TRAN TFF3214 151 TRAN TNG3216 105
TRAN TFF3251 151 TRAN TNG3211 105
TRAN TFF3252 157 I TRAN TNG3218 105
TRAN TFF3253 151 TRAN TNG3231 105
TRAN TFF3254 151 TRAN TNG3241 105
TRAN TFF3512 283 TRAN TNG3242 105
TRAN TFF3514 283 TRAN TNG3243 105
TRAN TNG3011 206 TRAN TNG3244 105
TRAN TNG3012 206 TRAN TNG3245 105
TRAN TNG3013 206 TRAN TNG3246 105
TRAN TNG3014 206 TRAN TNG3241 105
TRAN TNG3015 206 TRAN TNG3248 105
TRAN TNG3016 206 TRAN TNG3251 105
TRAN TNG3011 206 TRAN TNG3252 105
TRAN TNG3018 206 TRAN TNG3253 105
TRAN TNG3031 206 TRAN TNG3254 105
TRAN TNG3041 206 TRAN TNG3311 206!
243 (c ont inued)
INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS HFR NUHBER NO. EXCEPTIONS
TRAN TNG3312 206 TRAN TNG5322 206 DELETE DASHED LINE AREA
TRAN TNG3313 206 TRAN TNG5421 206 DELETE DASHED LINE AREA
TRAN TNG3314 206 TRAN TNG5422 206 DELETE DASHED LINE AREA
TRAN TNG3331 206 TRAN TNG6222 284
TRAN TNG3411 206 TRAN TNG6224 284
TRAN TNG3412 206 TRAN TNG6252 285
TRAN TNG3413 206 TRAN TNG6254 285
TRAN TNG3414 206 TRAN TNG6262 284
TRAN TNG3431 206 DELETE DASHED LINE AREA TRAN TNG6264 284
TRAN TNG3511 132 TRAN TNG6522 284
TRAN TNG3512 132 TRAN TNG6524 284
TRAN TNG4011 139 TRAN TNG1252 286
TRAN TNG4012 139 TRAN TNG1254 286
TRAN TNG4031 132 TRAN TNG1712 281
TRAN TNG4131 206 TRAN TNG1812 281
TRAN TNG4211 105 TRAN TNG1912 281
TRAN TNG4212 105 YARD 8102 220
TRAN TNG4213 105 YARO 8105 230
TRAN TNG4214 105 YARO 8101 229
TRAN TNG4251 105 YARD 8200 232
TRAN TNG4252 105 YARD 8201 101
TRAN TNG4253 105 YARD 8202 101
TRAN TNG4254 105 YARD 8203 118
TRAN TNG4311 105 YARD 8204 215
TRAN TNG4312 105 YARD 8205 225
TRAN TNG4313 105 YARD 8201
TRAN TNG4314 105 YARD 8208 110
TRAN TNG4315 105 YARD 8209 110
TRAN TNG4316 105 YARD 8210 110
TRAN TNG4311 105 YARD 8213 126
TRAN TNG4318 105 YARD 8214 203
TRAN TNG4415 105 YARD 8502 502
TRAN TNG4416 105 WMED WC183 556
TRAN TNG4411 105 WHED WC201 196 NO PULL-UP RESISTOR
TRAN TNG4418 105 WHED WC202 245
TRAN TNG4511 258 WHED WC204 196 NO PULL-UP RESISTOR
TRAN TNG4512 258 WHED WC206 196 NO PULL-UP RESISTOR
TRAN TNG4611 131 WHED WC208 164
TRAN TNG4612 131 WHEe WC210 119
TRAN TNG4613 131 WHEe WC211 196 NO PULL-UP RESISTOR
TRAN TNG4614 131 WMED WC212 245
TRAN TNG5121 206 WHEe WC213 233
TRAN TNG5122 206 WHEe WC211t 196 NO PULL-UP RESISTOR
TRAN TNG5123 206 WHEe WC215 161
TRAN TNG5124 206 WHEe WC216 196 NO PULL-UP RESISTOR
TRAN TNG5221 206 WHEe WC211 113 NO RESISTOR
TRAN TNG5222 206 WHED WC221 196 NO PULL-UP RESISTOR
TRAN TNG5223 206 WHEe WC224 196 NO PULL-UP RESISTOR
TRAN TNG5224 206 WHEe WC226 196
TRAN TNG5321 206 DELETE DASHED LINE AREA WHED WC221 113 NO RESISTOR
244 (continued)
INDEX OF SCHEMATIC DIAGRAMS (continued)
MFRS MFRS
PART FIG PART FIG
MFR NUMBER NO. EXCEPTIONS MFR NUMBER NO. EXCEPTIONS
WMED WC231 196 NO PUll-UP RESISTOR WMED WS143 531
WMEO WC236 196 WMED WS144 531
WMED WC241 196 WMED WS150 163
WMEO WC246 196 NO PUll-UP RESISTOR WMED WS151 127
WMEO WC261 196 WMEO WS161 532
WMEO WC266 196 WMED WS167
WMEO WC286 196 NO PUll-UP RESISTOR WMEO WS174 555
WMED WC296 196 WMEO WS371 210
WMED W"'169 WMED WS374 210
WMED WM201 196 NO PUll-UP RESISTOR WMED WS810 107
WMED WM20;> 245 WMED WS811 179
WMED WM204 196 NO PUll-UP RESISTOR WMED WS812 107
WMEO WM206 196 NO PUll-UP RESISTOR WMED WS813 102
WMED WM208 164 WMED WS814 106
WMED WM2l0 179 WMED WS815' 166
WMED WM211 196 NO PUll-UP RESISTOR WMED WS817 179
WMED W"'212 245 WMED WSB40
WMED WM213 233 WMED WS934 544
WMED WM214 196 NO PUll-UP RESISTOR
WMED WM215 167
WMED WM216 196 NO PUll-UP RESISTOR
WMED WM217 113 NO RESISTOR
WMED WM221 196 NO PUll-UP RESISTOR
WMEO WM224 196 NO PUll-UP RESISTOR
WMED WM225 270
WMEO WM226 196
WMED WM227 113 NO RESISTOR
WMEO WM231 196 NO PUll-UP RESISTOR
WMED WM234 196
WMEe WM236 196
WMED WM241 196
WMED WM246 196 NO PUll-UP RESISTOR
WMED WM261 196
WMED WM266 196
WMEe WM286 196 NO PUll-UP RESISTOR
WMEC WM296 196
WMED WI'!503 159
WHEO WM506 196
WMED WM510 191
WMED WM556 196
WHED WM701 205
WMED WM704 205
WMED WMll08 503
WMED WM1146 557
WMED WSI07
WMED WS112 542
WHED WS115 529
W",ED WS123 530
W"'ED WS141 531 Rl,R2 OMITTED
WMED WS142 531 Rl,R2 OMITTED
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7.2.6 Printout of Catalog
The catalog of devices is stored on magnetic
tape to facilitate updating, searching, and pre-
sentation in formats suitable for differing needs.
The complete catalog is presented in two sections
Digital and Linear -- on the following pages.
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Microelectronics Device Data Handbook
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CQ,/Components Standards Branch
The enclosed Handbook has been recently completed by Arinc Research
Corp. under NASA Contract NASw 1250.
The objective of the contract was to up-date and refine the Hand-
book in order to maximize its usefulness to those whose responsibility
it is to select and utilize microelectronics in space hardware.
It is also our belief that we have advanced significantly toward
this objective. You, as the user, however, will ultimately deter-
mine the value of this document. We, therefore, solicit your
critical analysis so that future editions will more nearly satisfy
your precise needs. Please forward your comments to the attention
of Mr. Paul MacDonald, Code CQ.
If rtf-C;,l..C~,.L}--d/ J ...
j ,
C. w. Watt
Chief, Components Standards Branch
Qualifications & Standards Laboratory
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